Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp132863ima; Fri, 1 Feb 2019 00:33:10 -0800 (PST) X-Google-Smtp-Source: ALg8bN4CS4RL2j6A0yKg5lXyrOww1D+i8XszGBFxriyKhlcFBi9EeNrYq5J/lyzVS+YyFLY0k3sL X-Received: by 2002:a62:1a44:: with SMTP id a65mr38900395pfa.30.1549009990783; Fri, 01 Feb 2019 00:33:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549009990; cv=none; d=google.com; s=arc-20160816; b=sY6nO9stn2+ImShhxgb4DdC/XEEVEdInSZUgcSOsDBiD5uViE9u0e+oub5sVO/CA3M oto2FaKfyGR7iaG4jjfQ/QeaUMoiwmHWvhoEnJm/iRtcsBZSY74Af89BOv7snK8pN6lT Hj81hZWnjCdaxf9I8QXuNHfe+7io3zB4m8ow53W0W9ViWxzxSmRY680tKaYw10gS6+r7 fc0xUtT/Hhw3NjIWyj0IA302vX4wFaobcFuC43VddZ1knmXqrUpUOj7GphpHDxXZZ7ay wG9QeMH8cQOKTp0oKEvLF/Qnq5NKI1FCbCpCmco9osR1JIjNr2QeMi9K+p21SjhbG+mL RMZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=6yJor6y2Z60LiT4CpgxSbksykwv53Fq42/2ITQrM9u0=; b=AvtXR8hami//mG3aEeSbI2VNcP+hY7zg78O/vXGYsCofCdV/PPsvXBAcS+oweyb8XR e84pYapbCmfHpn7BXp9ZhvtKA35K9It2ui9e+4zwNGZRniP05qH3TT6++kMBSlW9wwWL U2MfIJXUTkxnTUf9ndL8o7UDXflcOa7bdcl1fDnvT10Im2LpwVMi+EW4JxWZuvWRS3wa DsmGaSEP111Xk9F05qYDrw7R/5KMwb60TpHU7fUQ9tdVGv2mnpqXFxmBwesS008Z2vcW pd+LAmFxhr8EbNpW77d1X12FbpHTyrP6t1jAPg2rGFgSFJGg44pyzS3hhlODFB+0Hs56 hhqQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r29si6199172pga.477.2019.02.01.00.32.55; Fri, 01 Feb 2019 00:33:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728886AbfBAIad (ORCPT + 99 others); Fri, 1 Feb 2019 03:30:33 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:47459 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727356AbfBAIac (ORCPT ); Fri, 1 Feb 2019 03:30:32 -0500 X-UUID: 51c57c4d8a784351ac2553c61463441d-20190201 X-UUID: 51c57c4d8a784351ac2553c61463441d-20190201 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 374678742; Fri, 01 Feb 2019 16:30:26 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 1 Feb 2019 16:30:24 +0800 Received: from mtkslt210.mediatek.inc (10.21.14.14) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 1 Feb 2019 16:30:24 +0800 From: Weiyi Lu To: Nicolas Boichat , Matthias Brugger , Stephen Boyd , Rob Herring CC: James Liao , Fan Chen , , , , , , , Weiyi Lu Subject: [PATCH v4 00/12] Mediatek MT8183 clock and scpsys support Date: Fri, 1 Feb 2019 16:30:03 +0800 Message-ID: <20190201083016.25856-1-weiyi.lu@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 3302BB800FC02B115B005266083D4613B57A5E5DA2C035EB107724AA37349ADF2000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series is based on v5.0-rc1 and most of changes are extracted from series below (clock/scpsys common changes for both MT8183 & MT6765) https://patchwork.kernel.org/patch/10528495/ (clock support of MT8183) https://patchwork.kernel.org/patch/10549891/ The whole series is composed of clock common changes for both MT8183 & MT6765 (PATCH 1-3), scpsys common changes for both MT8183 & MT6765 (PATCH 4), clock support of MT8183 (PATCH 5-8), scpsys support of MT8183 (PATCH 9-11) and resend a clock patch long time ago(PTACH 12). change sinve v3: - add fix tag. - small change of mtk_clk_mux data structure. - use of_property_for_each_string to iterate dependent subsys clock of power domain. - document critical clocks. - reduce some clock register error log. - few coding style fix. change sinve v2: - refine for implementation consistency of mtk clk mux. - separate the onoff API into enable/disable API for mtk scpsys. - resend a patch about PLL rate changing. changes since v1: - refine for better code quality. - some minor bug fix of clock part, like incorrect control address and missing clocks.