Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp620326ima; Fri, 1 Feb 2019 08:19:26 -0800 (PST) X-Google-Smtp-Source: AHgI3IanPlgNYXn5PrmTCGp/FjIKyAwT2sFjrcMXu3kWj0lxYUAY81S48xIMd2FbFV8w1LP+rKV6 X-Received: by 2002:a63:9c1a:: with SMTP id f26mr2893337pge.381.1549037966697; Fri, 01 Feb 2019 08:19:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549037966; cv=none; d=google.com; s=arc-20160816; b=ljLaEXmNekpv5oHn63j2zpRHUiXygLpyRr5y6spzcmcY8Vy1YXg94UfimdbyOtiBTJ Dhe1qp3TBxSNzjz5x7P9RTmRyRagM6BPKzvbLVv68HxRHYqDHZZR0fnOSpKn0M+osP60 G2tyl0vXGiFwxjO7JWWL66/ezZglJHHarSOA9q5c7YZReVhl2QEJLm1oBWFfpn5x+asw vhSRPZ/+Gf/7x2BNwn/VkhZeXoWBIg9TsD1wX4N14mfnAbGgQqn2v6TewsqRX9HPhIRv 0vxYR3ZJoriShpafPnmD8fKqaYJeeA6Of1XM9OFtWoVo3j7rAPA3+V8SCDRW+EZu3OeX IJ+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=+dXRnUtcTsODwjanf23HZBenZ6P0mneirWKRIxLEdPM=; b=qBKdRCxG6VoJ7M6o/aLYUkzR8lDiNsrITbN0pUBfKpDZ7RMVqGe0dK8hMsvuE5xQw9 0zgFO7TThZbh7gD+8UfwhzvIIlK7D6QazuhQPHeoK2ccpADqMbqkEfWkju8ZJaA3T/JK VKUwhDChWGs6M2PXRGxwbGva5RWW9l4xSW2vts2IcT6ZxrMvgSYuV/QopIeWYZOEjf1P mJt3A9Vv0dbGNIIh2OLDukfMR1RVzrLHCe/gg5EJauGd/4lIJvKRdsnQlAJkz22u9xt8 T0/Q4FF3QuWnJCPqT5xi+mtTqtAwiINYiwLDxX7sF9C73rvKs95R2k6atJxGMNmefIee vPQA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AZ0iYK2L; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gn8si8051950plb.264.2019.02.01.08.19.05; Fri, 01 Feb 2019 08:19:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AZ0iYK2L; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730635AbfBAQRE (ORCPT + 99 others); Fri, 1 Feb 2019 11:17:04 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:1300 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726297AbfBAQRD (ORCPT ); Fri, 1 Feb 2019 11:17:03 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 01 Feb 2019 08:16:21 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 01 Feb 2019 08:17:02 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 01 Feb 2019 08:17:02 -0800 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 1 Feb 2019 16:17:02 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Fri, 1 Feb 2019 16:17:02 +0000 Received: from josephl-linux.nvidia.com (Not Verified[10.19.108.132]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 01 Feb 2019 08:17:01 -0800 From: Joseph Lo To: Thierry Reding , Jonathan Hunter , Daniel Lezcano , Thomas Gleixner CC: , , Joseph Lo , , , Rob Herring Subject: [PATCH V6 1/7] dt-bindings: timer: add Tegra210 timer Date: Sat, 2 Feb 2019 00:16:48 +0800 Message-ID: <20190201161654.18315-2-josephl@nvidia.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190201161654.18315-1-josephl@nvidia.com> References: <20190201161654.18315-1-josephl@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1549037781; bh=+dXRnUtcTsODwjanf23HZBenZ6P0mneirWKRIxLEdPM=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:MIME-Version:X-NVConfidentiality: Content-Transfer-Encoding:Content-Type; b=AZ0iYK2LYDjg2ipjYHbTb5GRNbdY0iabySjC1oWXrAwULcv8twNz4qNWx8a3nWnHO qyv3tlIHAbTdSKi7NVuUm7CyLrgDXr/HYe7sl8Wm2l2g0kNMDkTjGjjW9wY49FVNtn 4Gh7kilGQKBr2awWarqlqZ9nvrrSEPSwaM1bl82mVHjG2JSdcQbCQRlM3H/20ERTMj qcWF0WfcjFFBkd+B79kISMZnwnrGAmuuWX3dj0sNPraZ8/sviPqX+8TB/9ABNuO+aX SVtQ8eS6IbaH7eMft66dFwKoGaYBZGEYzOmhQdmknU5OhhNI1Vju4bQTAT2O7Qft0F JQryrqfuKbN6Q== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock (TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic, or watchdog interrupts. Cc: Daniel Lezcano Cc: Thomas Gleixner Cc: linux-kernel@vger.kernel.org Cc: devicetree@vger.kernel.org Signed-off-by: Joseph Lo Reviewed-by: Rob Herring Acked-by: Jon Hunter --- v6: * add ack tag from Jon. v5: * no change v4: * no change v3: * no change v2: * list all the interrupts that are supported by tegra210 timers block * add RB tag from Rob. --- .../bindings/timer/nvidia,tegra210-timer.txt | 36 +++++++++++++++++++ 1 file changed, 36 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210= -timer.txt diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.= txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt new file mode 100644 index 000000000000..032cda96fe0d --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt @@ -0,0 +1,36 @@ +NVIDIA Tegra210 timer + +The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit +timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived +from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock +(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic, +or watchdog interrupts. + +Required properties: +- compatible : "nvidia,tegra210-timer". +- reg : Specifies base physical address and size of the registers. +- interrupts : A list of 14 interrupts; one per each timer channels 0 thro= ugh + 13. +- clocks : Must contain one entry, for the module clock. + See ../clocks/clock-bindings.txt for details. + +timer@60005000 { + compatible =3D "nvidia,tegra210-timer"; + reg =3D <0x0 0x60005000 0x0 0x400>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + ; + clocks =3D <&tegra_car TEGRA210_CLK_TIMER>; + clock-names =3D "timer"; +}; --=20 2.20.1