Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp3655826ima; Mon, 4 Feb 2019 02:56:13 -0800 (PST) X-Google-Smtp-Source: ALg8bN7ywrRDGvVGeqHFGlbBXB0qorQ6ecxlO84488DbhP09TGOmmp31Jy53dR3V06eifnRADiYh X-Received: by 2002:a17:902:a58a:: with SMTP id az10mr52003491plb.10.1549277773532; Mon, 04 Feb 2019 02:56:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549277773; cv=none; d=google.com; s=arc-20160816; b=fozE2lHZPPwHhb5fWyfQyTjBdNX3DUyFMAHR0rq2q0XcQLrtHLdeWAHa7xl6ujdRTc +Qm/ukoy6RgjbDXnmP0Zq2dt6sWFAUyzADxZYNr4ZOynnBjOytksfB3DmWkuKGb5j95l 8xetGevCrbQE57OV/HFkk7ZfKSNH7zkIrVVCm6NiE6BkmTsSORgUSTxIkVL0syuo/RzI 12u/xDwpBTp0YDyAPxwTgvnHxa+PuhbEG+ZIQRpjrR5haFcbjRYGTJ0NGURaHBi3vX3g N6Mx38E4Cq3fdlqp6FrMixn/9n+H1zOKu+NfQbKFw+u8zDwaMThbzlW7kFa1etp/Lajl mYoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=QA8nYJlICZp+w3q4Mla/VGIwCYru1bzX2Zj9ox/EcUU=; b=Jc3m8M1qPaWTS/i2h9VYFpMXECpdImyJ8K2599bFIjmbQOlVTbKYnys+h4lz16+vY0 zhE8Pys69u8hdvzl/MuAD6xXeh/0+vVIFoFwfZXUX33tmfjS7vaGyiQi7Lm7R4XNXo0v m3PBW+B4ioHLq2hxKAqVpaxxw5A1EfxVfZP5mbmQHWthSEPx+0xF3OEii/xG6Mhpj4Pp sWmOvmagDVfDWpEv4735IqlpDgYIK5A8u6S8+TeheiOshVvodtUvNxcFffdq6YrEzL5F fB588zywcDKa9MLeCQSQsJZ1iAwPXHWDZid1IQ28nVzWsRy9DYhyxcb88EcpLFXBr8IZ bRPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JxfCyna4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j191si7161043pgd.31.2019.02.04.02.55.56; Mon, 04 Feb 2019 02:56:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JxfCyna4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732689AbfBDKzE (ORCPT + 99 others); Mon, 4 Feb 2019 05:55:04 -0500 Received: from mail-ua1-f66.google.com ([209.85.222.66]:40971 "EHLO mail-ua1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730124AbfBDKy7 (ORCPT ); Mon, 4 Feb 2019 05:54:59 -0500 Received: by mail-ua1-f66.google.com with SMTP id z24so4300803ual.8 for ; Mon, 04 Feb 2019 02:54:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=QA8nYJlICZp+w3q4Mla/VGIwCYru1bzX2Zj9ox/EcUU=; b=JxfCyna4RSX5epW3quC7RYyh2gbraKbel12D3J1hdyJo8ga+k5f0spUFw9Sf1XfbC/ EvgF0pXikWEQbw0XvipJ9BEnUUsTnK00/D8g4M5FO1A+mHQEePNBkCc3O5ZSHs9NHtTx yh5CKTJI2hR8YHk4VerTPcnPsPaBA4MQWpjKg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=QA8nYJlICZp+w3q4Mla/VGIwCYru1bzX2Zj9ox/EcUU=; b=GWWuH8uHJugpGOvKuyxTcaf+YXEgPklt6jXNb7S9TGEAckoMksC+4tHSwlhcRtrRSn 2fydZKd13gtevw54X8ZuTNAziO5gacCQFJtcSwg/LCvDrJi+9wcPUwpvfCwJ2yqLkCfI HVf68AWtLe+GMbUcTJkAwG4HIhSQj6eDTQ5tekEruHgbif274wsE+8GuyzdSBhmP6xH4 lWZM70mSw9+hP1spOU8H8Nb7UCPq1KCBtaMMFw8W8/Q8LinsjISA7RUj3TLrqOLbpror +CUG1wnPusmmONxJgPBt9D7AF3MKhClhn1mTtrbXLJYc3QYE8vV+J8my+PYW5QhyY7J5 /3tg== X-Gm-Message-State: AJcUukdyvATPzGz5Pu/sgZV4AAkXFKX5bdJ8M/yRB90AHlJDV9CHfpyY ++6IYGc0uhM4OD8BYN22MdZSP7N1bNdS/V7/Ea7WIw== X-Received: by 2002:a9f:2244:: with SMTP id 62mr20306603uad.119.1549277697717; Mon, 04 Feb 2019 02:54:57 -0800 (PST) MIME-Version: 1.0 References: <1548921212-5219-1-git-send-email-chaotian.jing@mediatek.com> <1548985091.10251.26.camel@mhfsdcap03> <0e95e1a1-843e-38ea-c4bb-e6c48432ea7c@intel.com> In-Reply-To: <0e95e1a1-843e-38ea-c4bb-e6c48432ea7c@intel.com> From: Ulf Hansson Date: Mon, 4 Feb 2019 11:54:21 +0100 Message-ID: Subject: Re: [PATCH] mmc: mmc: Fix HS setting in mmc_hs400_to_hs200() To: Adrian Hunter Cc: Chaotian Jing , Matthias Brugger , Shawn Lin , Simon Horman , Kyle Roeschley , Hongjie Fang , Harish Jenny K N , "linux-mmc@vger.kernel.org" , Linux Kernel Mailing List , Linux ARM , linux-mediatek@lists.infradead.org, srv_heupstream Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 4 Feb 2019 at 10:58, Adrian Hunter wrote: > > On 1/02/19 10:10 AM, Ulf Hansson wrote: > > On Fri, 1 Feb 2019 at 02:38, Chaotian Jing wrote: > >> > >> On Thu, 2019-01-31 at 16:58 +0100, Ulf Hansson wrote: > >>> On Thu, 31 Jan 2019 at 08:53, Chaotian Jing wrote: > >>>> > >>>> mmc_hs400_to_hs200() begins with the card and host in HS400 mode. > >>>> Therefore, any commands sent to the card should use HS400 timing. > >>>> It is incorrect to reduce frequency to 50Mhz before sending the switch > >>>> command, in this case, only reduce clock frequency to 50Mhz but without > >>>> host timming change, host is still in hs400 mode but clock changed from > >>>> 200Mhz to 50Mhz, which makes the tuning result unsuitable and cause > >>>> the switch command gets response CRC error. > >>> > >>> According the eMMC spec there is no violation by decreasing the clock > >>> frequency like this. We can use whatever value <=200MHz. > >>> > >>> However, perhaps in practice this becomes an issue, due to the tuning > >>> for HS400 has been done on the "current" frequency. > >>> > >>> As as start, I think you need to clarify this in the changelog. > >>> > >> Yes, reduce clock frequency to 50Mhz is no Spec violation, but it may > >> cause __mmc_switch() gets response CRC error, decreasing the clock but > >> without HOST mode change, on the host side, host driver do not know > >> what's operation the core layer want to do and can only set current bus > >> clock to 50Mhz, without tuning parameter change, it has a chance lead to > >> response CRC error. even lower clock frequency, but with the wrong > >> tuning parameter setting(the setting is of hs400 tuning @200Mhz). > > > > Right, makes sense. > > > >>>> > >>>> this patch refers to mmc_select_hs400(), make the reduce clock frequency > >>>> after card timing change. > >>>> > >>>> Signed-off-by: Chaotian Jing > >>>> --- > >>>> drivers/mmc/core/mmc.c | 8 ++++---- > >>>> 1 file changed, 4 insertions(+), 4 deletions(-) > >>>> > >>>> diff --git a/drivers/mmc/core/mmc.c b/drivers/mmc/core/mmc.c > >>>> index da892a5..21b811e 100644 > >>>> --- a/drivers/mmc/core/mmc.c > >>>> +++ b/drivers/mmc/core/mmc.c > >>>> @@ -1239,10 +1239,6 @@ int mmc_hs400_to_hs200(struct mmc_card *card) > >>>> int err; > >>>> u8 val; > >>>> > >>>> - /* Reduce frequency to HS */ > >>>> - max_dtr = card->ext_csd.hs_max_dtr; > >>>> - mmc_set_clock(host, max_dtr); > >>>> - > >>> > >>> As far as I can tell, the reason to why we change the clock frequency > >>> *before* the call to __mmc_switch() below, is probably to try to be on > >>> the safe side and conform to the spec. > >>> > >> Agree, it Must be more safe with lower clock frequency, but the > >> precondition is to make the host side recognize current timing is not > >> HS400 mode. it has no method to find a safe setting to ensure no > >> response CRC error when reduce clock from 200Mhz to 50Mhz. > >>> However, I think you have a point, as the call to __mmc_switch(), > >>> passes the "send_status" parameter as false, no other command than the > >>> CMD6 is sent to the card. > >>> > >> yes, the send status command was sent only after __mmc_switch() done. > >>>> /* Switch HS400 to HS DDR */ > >>>> val = EXT_CSD_TIMING_HS; > >>>> err = __mmc_switch(card, EXT_CSD_CMD_SET_NORMAL, EXT_CSD_HS_TIMING, > >>>> @@ -1253,6 +1249,10 @@ int mmc_hs400_to_hs200(struct mmc_card *card) > >>>> > >>>> mmc_set_timing(host, MMC_TIMING_MMC_DDR52); > >>>> > >>>> + /* Reduce frequency to HS */ > >>>> + max_dtr = card->ext_csd.hs_max_dtr; > >>>> + mmc_set_clock(host, max_dtr); > >>>> + > >>> > >>> Perhaps it's even more correct to change the clock frequency before > >>> the call to mmc_set_timing(host, MMC_TIMING_MMC_DDR52). Otherwise you > >>> will be using the DDR52 timing in the controller, but with a too high > >>> frequency. > >>> > >> for Our host, it has no impact to change the clock before or after > >> change timing, as the mmc_set_timing() is only for host side, not > >> related to MMC card side and no commands sent do card before the > >> timing/clock change completed. > > > > Alright. After a second thought, it actually looks more consistent > > with mmc_select_hs400() to do it after, as what you propose in > > $subject patch. > > > > So, let's keep it as is. > > > >>>> err = mmc_switch_status(card); > >>>> if (err) > >>>> goto out_err; > >>>> -- > >>>> 1.8.1.1.dirty > >>>> > >>> > >>> Finally, it sounds like you are trying to fix a real problem, can you > >>> please provide some more information what is happening when the > >>> problem occurs at your side? > >>> > >> Yes, I got a problem with new kernel version. with > >> commit:57da0c042f4af52614f4bd1a148155a299ae5cd8, this commit makes > >> re-tuning every time when access RPMB partition. > > > > Okay, could you please add this as fixes tag for the next version of the patch. > > > >> > >> in fact, our host tuning result of hs400 is very stable and almost never > >> get response CRC error with clock frequency at 200Mhz. but cannot ensure > >> this tuning result also suitable when running at HS400 mode @50Mhz. as I > >> mentioned before, the host side does not know the reason of reduce clock > >> frequency to 50Mhz at HS400 mode, so what's the host side can do is only > >> reduce the bus clock to 50Mhz, even it can just only set the tuning > >> setting to default when clock frequency lower than 50Mhz, but both card > >> & host side are still at HS400 mode, still cannot ensure this setting is > >> suitable. > > > > Right, thanks for clarifying. > > > > So I am expecting a new version with a fixes tag and some > > clarification of the changelog, then I am ready to apply this to give > > it some test. > > The switch from HS400 mode is done for tuning at times when CRC errors are a > possibility e.g. after a CRC error during transfer. So if the frequency is > not to be reduced, then some mitigation is needed for the possibility that > the CMD6 response itself will have a CRC error. That's a good point! However, how can we know that a CMD6 command is successfully completed, if there is CRC errors detected during the transmission? I guess we can't!? Kind regards Uffe