Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp4918716ima; Tue, 5 Feb 2019 03:33:47 -0800 (PST) X-Google-Smtp-Source: AHgI3IbCiWlvw+hwp1ld+mhKgRWR26Nqr6vNbU0OugU8SC5HIQuzC3IRdGkra7IvVaLbUzQKI/0R X-Received: by 2002:a17:902:282a:: with SMTP id e39mr4729204plb.26.1549366427823; Tue, 05 Feb 2019 03:33:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549366427; cv=none; d=google.com; s=arc-20160816; b=Aie8nwqDL2QQ1/bxo7+GW5c5w4/BWzwK93Bp4UBXil/+dNdm682QKOPtOd0zAH7tZM pwwhNUqyn9F9gqrQBDYgEvnNae//bL0SVXynOmP91jZFBSsB6nrocwUbDnP0xLcdtAsB X0/eBP5ab+wJzBFVpj/e831yQkRrMXEzZxY4NKYRecLsEEknkAStYHgny3v0U702JIG7 NRnkCYNgthcjbRIeUuCGLCat1BLFpMVK3wJvIdjndR3kCDmX6NQePQ07+R7w8x2TRMVJ n9nkHnfQOFL8TfOQ6Cl7NA1LpfhbckOFTA98VYHLa+Hx360MNrUebkFIHTUWuoPAKN2r ABUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:message-id :date:subject:cc:to:from; bh=upWYMJJj7VUHNj03N/Pj0XxtmbTt4ge25Lw5rdzXDSU=; b=HggEGrjOhJQTDTaNL1yjE5LBkUG7/DQG02I7cuT07OykctL+5ogw0mVKk797f2nRzK vzlv/3Zpnf0amBQ++HA2o3qaOKe0PNicocZIWm9/iIuLzpABBwOVVBewsGfq+ef/z8pq 3EiPkBOJbdj6n0LQsnspMayI6kjpq+MSSxWcS0PDGZBowUAXrupGAwPmxYVxTCWgCvin N8rXyWs0xM1jSss1OIwpR1uF8AJAiBjTULRr7f6eAxMg4cMG6SfM4osH50kHlUzYdj7s +RcrLmOxztm/S+ZpD96FZScMSYA6iZX0j7EWSKRo3A9jG1WiQ41h04koYKDkwr2rjdtq HxoQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=gGe3KpN6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f15si2994242plr.144.2019.02.05.03.32.55; Tue, 05 Feb 2019 03:33:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=gGe3KpN6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727067AbfBELRG (ORCPT + 99 others); Tue, 5 Feb 2019 06:17:06 -0500 Received: from hqemgate15.nvidia.com ([216.228.121.64]:8718 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726031AbfBELRG (ORCPT ); Tue, 5 Feb 2019 06:17:06 -0500 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 05 Feb 2019 03:16:34 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Tue, 05 Feb 2019 03:17:04 -0800 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Tue, 05 Feb 2019 03:17:04 -0800 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 5 Feb 2019 11:17:04 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Tue, 5 Feb 2019 11:17:04 +0000 Received: from linux.nvidia.com (Not Verified[10.24.34.185]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 05 Feb 2019 03:17:03 -0800 From: Sameer Pujar To: , CC: , , , , , Sameer Pujar Subject: [PATCH] ARM: tegra: enforce PM requirement Date: Tue, 5 Feb 2019 16:46:58 +0530 Message-ID: <1549365418-26283-1-git-send-email-spujar@nvidia.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1549365394; bh=upWYMJJj7VUHNj03N/Pj0XxtmbTt4ge25Lw5rdzXDSU=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: MIME-Version:Content-Type; b=gGe3KpN6AZbmVjPTksdRhpW3lBHlVaT1o9Zsw5IHx/XU7KKgV9lhpJYVjEhCM9nPI UDgHuE17tF8Gt+ZlsD5jFgErLC+v9U0M++WhJVGeADLxondhW8kZBBumKbzPTEL2lc pos2vTtcIqmX0kLSTeZfeGAv6J9VlAoIWqbc+JTsWbHcVsUYyTa6UKsp6Suq7p1NcK OfFQdVhs8dVvWVmXHxb8DFnmCJ1bvoziQsgfLm7S86PsHD/LGdyi/xjSYjIDI1+n9X GHmXrwb9UxJ7PCyo9cmtZcd9mEMCUIV2QnqEq3kNavKJnBE+1k2l8CpvFWTHZG+eO7 +zTB6aPKU8BMw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Drivers need to handle !PM case with work arounds for managing clocks and power explicitly, which is not really necessary when PM support on tegra is in good shape. In fact ARM 64-bit tegra platforms enforce PM support and there is no reason why this cannot be done for 32-bit. This patch selects PM unconditionally and drivers can rely on runtime PM framework for clock and power management. Signed-off-by: Sameer Pujar Reviewed-by: Thierry Reding Reviewed-by: Jonathan Hunter --- arch/arm/mach-tegra/Kconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/mach-tegra/Kconfig b/arch/arm/mach-tegra/Kconfig index 7f3b83e..51a8fa3 100644 --- a/arch/arm/mach-tegra/Kconfig +++ b/arch/arm/mach-tegra/Kconfig @@ -10,6 +10,7 @@ menuconfig ARCH_TEGRA select HAVE_ARM_SCU if SMP select HAVE_ARM_TWD if SMP select PINCTRL + select PM select PM_OPP select ARCH_HAS_RESET_CONTROLLER select RESET_CONTROLLER -- 2.7.4