Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp5247694ima; Tue, 5 Feb 2019 08:36:45 -0800 (PST) X-Google-Smtp-Source: AHgI3IZJZ3dHPEWmfp1szbwlzUdaUjlEAQgU5HFie08MzSMYO2OtS/JTgwBuw1YtR7EWXSmwHM92 X-Received: by 2002:a17:902:3124:: with SMTP id w33mr5954612plb.241.1549384605562; Tue, 05 Feb 2019 08:36:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549384605; cv=none; d=google.com; s=arc-20160816; b=kiry7dmts19cF5Zd/1GU1nwTbHV7vw0xfp+c0r17SY9LK65t7+Wc6DIizH4s1SdfSs srcofxl5s5nE4YW3dVhPhJNWY7SpYXnNRUoA2FM9J1w46aeu2RS/snQwwYWyOEA/AQmQ 8x1zFzQg6ZJKi00mrVFICQYua8O/KhL+pNujQcAJ4aukntjvOQMZMaKRMj/cOxyqIMJr ieN4yCFiQ27BYJ9tCeIRoWbNnf5BwMjEoQnOLzjEKHKHULTMeeaFF8a8dT3adk47Svtc r6rVopi93BHmuVfYSrF0bTtH+9ZqJpNmPbXglDMfBSDtTos4jDXrkOwhnqTowsa+rn49 QiGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=1MYEwv+9r8w2qY5GKq0JtlrAdaYRQpAcVnIYVMu4eBo=; b=YKJHx2XeX0zMi2VJYVmlG3OX9FU4Ja6n8nYzGyGOHft/9PXuweAQCIO1hFaShooV6O U1Fy2GSIESmihiSQNJvAXklqNspx/DKNfuF4olHB0cMd/7ZQtMPyYZvRtYs3RrUhZFP6 e4RQxge5AkKlx0+lY32xv+hJxojGjVTHF3ewJdleQCMZ1gODjEO3NwUSpFWuJT3khDEM Y8bAlBpM87F4NUs01bxV2rsPjl2xT+fLzneltLqTTSFz4Pmw022TDZaPp8WZHbUpdAz/ pt9a2QOhdErqZYf6SIxN0h0YiRDmqVDeQ/2lAs5LmfcvVJBUIMn8wpF1mqWgPNHnn5l3 ABZw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=gP4oS7jO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id go4si3490161plb.69.2019.02.05.08.36.29; Tue, 05 Feb 2019 08:36:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=gP4oS7jO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729710AbfBEQN4 (ORCPT + 99 others); Tue, 5 Feb 2019 11:13:56 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:50970 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729434AbfBEQNz (ORCPT ); Tue, 5 Feb 2019 11:13:55 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id x15GCxx3042246; Tue, 5 Feb 2019 10:12:59 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1549383179; bh=1MYEwv+9r8w2qY5GKq0JtlrAdaYRQpAcVnIYVMu4eBo=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=gP4oS7jOOxO7goecSyWWrbrpJmdFrnfGPkY9mOEf9/+y3JdZdrhJmxV61AMP5KYxL 5Z/EMaKMFaD70Nua3QYoYjG0CrQlvjpyKQPKt8vvMqFOjYfu4Rx6iWtYzt32tXPvrT l69IUIaUcEYaJwcEiQAL+SqtmkYrdathSQaTi7no= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x15GCxQ8084585 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 5 Feb 2019 10:12:59 -0600 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Tue, 5 Feb 2019 10:12:59 -0600 Received: from dlep33.itg.ti.com (157.170.170.75) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Tue, 5 Feb 2019 10:12:59 -0600 Received: from [158.218.117.39] (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id x15GCwTM022016; Tue, 5 Feb 2019 10:12:58 -0600 Subject: Re: [PATCH v2 01/14] dt-bindings: remoteproc: Add TI PRUSS bindings To: Roger Quadros , Tony Lindgren , CC: , , , , , , , , , , , References: <1549290167-876-1-git-send-email-rogerq@ti.com> <1549290167-876-2-git-send-email-rogerq@ti.com> <20190204163312.GI5720@atomide.com> <5C5959DB.2090608@ti.com> <5C59AEA3.1080400@ti.com> From: Murali Karicheri Message-ID: <124e9f09-fb60-071d-e2ba-ec6f7fb3955c@ti.com> Date: Tue, 5 Feb 2019 11:15:13 -0500 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <5C59AEA3.1080400@ti.com> Content-Type: text/plain; charset="windows-1252"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Roger, On 02/05/2019 10:41 AM, Roger Quadros wrote: > Murali, > > On 05/02/19 17:08, Murali Karicheri wrote: >> Hi Roger, >> >> On 02/05/2019 04:39 AM, Roger Quadros wrote: >>> Hi Tony & Suman, >>> >>> On 04/02/19 18:33, Tony Lindgren wrote: >>>> Hi, >>>> >>>> * Roger Quadros [190204 14:23]: >>>>> From: Suman Anna >>>> ... >>>>> +Example: >>>>> +======== >>>>> +1. /* AM33xx PRU-ICSS */ >>>>> + >>>>> + pruss: pruss@0 { >>>>> + compatible = "ti,am3356-pruss"; >>>>> + reg = <0x0 0x2000>, >>>>> + <0x2000 0x2000>, >>>>> + <0x10000 0x3000>; >>>>> + reg-names = "dram0", "dram1", >>>>> + "shrdram2"; >>>>> + #address-cells = <1>; >>>>> + #size-cells = <1>; >>>>> + ranges; >>>> >>>> Thanks for fixing up the reg ranges for the top level node. >>>> >>>> Ideally there would not even be a top level node here as >>>> AFAIK the whole PRUSS is a collection of devices on a PRU >>>> internal interconnect. So following that path a bit further.. >>>> How about just get rid of the top level node and just do: >>>> >>>> pruss: pruss@0 { >>>> dram0: memory@0 { >>>> device_type = "memory"; >>>> reg = <0x0 0x2000>; >>>> }; >>>> >>>> dram1: memory@2000 { >>>> device_type = "memory"; >>>> reg = <0x2000 0x2000>; >>>> }; >>> >>> Actually dram0 and dram1 are data memories for PRU0 and PRU1 respectively. >>> Isn't it better if they are moved to the pru node? >>> e.g. >>> >>> pru0: pru@34000 { >>> compatible = "ti,am3356-pru"; >>> reg = <0x34000 0x2000>, >>> <0x22000 0x400>, >>> <0x22400 0x100>, >>> <0x0 0x2000>; >>> reg-names = "iram", "control", "debug", "dram"; >>> ... >>> }; >>> >>> pru1: pru@38000 { >>> compatible = "ti,am3356-pru"; >>> reg = <0x38000 0x2000>, >>> <0x24000 0x400>, >>> <0x24400 0x100>, >>> <0x2000 0x2000>; >>> reg-names = "iram", "control", "debug", "dram"; >>> ... >>> }; >>> >>> I think it is better to place a restriction that firmware on PRU0 cannot use data >>> memory of PRU1 and vice versa. >>> >> That will not work as there are switch firmware cases where PRU access >> DRAM of other PRU and is a valid case to support in the future. So let >> us not do that. > > PRU firmware accessing DRAM of other PRU is a design contract and that use case > requires both PRUs to be loaded with matching firmware. That should continue to work. > > What I'm suggesting here is that kernel remoteproc driver should have nothing to do > with the other PRU's data RAM. > > The application driver if needs both PRUs then it can obviously access both DRAMs > as it has a phandle to both PRUs. > That should be fine. Regards, Murali > cheers, > -roger > >> >> Murali >>> Application drivers do sometimes need to read/write to data memory. The pru_rproc >>> driver could provide a API for the application drivers to get virtual address of >>> the respective PRU's data memory. >>> >>>> >>>> shrdram2: memory@10000 { >>>> device_type = "memory"; >>>> reg = <0x10000 0x3000>; >>>> }; >>> >>> Shared RAM is not so straight forward. Both PRU firmwares and both application drivers >>> might need to read/write here. The area split is decided by firmware design and there >>> is no hardware protection to prevent from stomping on each others toes. >>> >>> We need a carveout based memory allocator at least I think that can do a >>> allocate(base_offset, size); into shared RAM. >>> >>> This could be used by pru_rproc driver at firmware load time and by application drivers >>> at initialization time. >>> >>> Thoughts? >>> >>>> >>>> pruss_cfg: cfg@26000 { >>>> ... >>>> }; >>>> ... >>>> }; >>>> >>>> If the device_type = "memory" cannot be used here for >>>> being specific to the top level properties, then >>>> there's probably some other generic property usable >>>> here :) >>>> >>>>> + pruss_mii_rt: mii_rt@32000 { >>>>> + reg = <0x32000 0x58>; >>>>> + }; >>>> >>>> The node name should not have underscores so >>>> pruss_mii_rt: mii-rt@32000. Please check the others >>>> too, like app_node. >>>> >>> >>> OK. >>> >>>>> + app_node: app_node { >>>>> + prus = <&pru0>, <&pru1>; >>>>> + firmware-name = "pruss-app-fw", "pruss-app-fw-2"; >>>>> + ti,pruss-gp-mux-sel = <2>, <1>; >>>>> + /* setup interrupts for prus: >>>>> + prus[0] => pru1_0: ev=16, chnl=2, host-irq=7, >>>>> + prus[1] => pru1_1: ev=19, chnl=1, host-irq=3 */ >>>>> + ti,pru-interrupt-map = <0 16 2 7 >, <1 19 1 3>; >>>>> + } >>>> >>>> If the ti,pruss-gp-mux-sel and ti,pru-interrupt-map are >>>> firmware configuration options, maybe leave them out of >>>> the dts completely and make the app-node optional. >>> >>> Yes the app-node is optional. I will mention it. >>> >>> No, ti,pruss-gp-mux-sel and ti,pru-interrupt-map are not firmware options. >>> But these settings are application/firmware specific. >>> >>> ti,pru-interrupt-map specifies the configuration to be used for the INTC interrupt >>> controller. >>> >>> ti,pruss-gp-mux-sel is used to configure this register. >>> "Table 30-20. PRUSS_GPCFG0" in http://www.tij.co.jp/jp/lit/ug/spruhz7h/spruhz7h.pdf >>> "29:26 PR1_PRU0_GP_MUX_SEL" >>> >>> It configures how the pins from the PRUSS module are routed internally >>> to the various modules. >>> >>> see "30.2.1 PRU-ICSS I/O Interface" >>> and "Table 30-1. PRU-ICSS1 I/O Signals" >>> >>>> >>>> And have a proper compatible for this node such as >>>> "ti,pruss-app-xyz". And this should be only set if the the >>>> hardware is wired up in such way that things need to be >>>> configured in the dts rather than by the firmware. >>> >>> Yes, compatible is a required property as we need to load >>> the appropriate application (kernel space) driver for it. >>> I will fix the example. >>> >>>> >>>> And then you can just hide mux-sel and interrupt-map >>>> behind the compatible property for that hardware. And >>>> leave them out from the dts and have the handling driver >>>> would set mux-sel and interrupt-map based on the >>>> match->data during probe. >>> >>> To summarize: >>> >>> I'll mark the app node as optional. Only required if a kernel >>> driver is required for the application. >>> Compatible is mandatory for app node. >>> ti,pruss-gp-mux-sel and ti,pru-interrupt-map are optional >>> for app node. >>> >>> cheers, >>> -roger >>> >