Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp853313imj; Thu, 7 Feb 2019 12:58:02 -0800 (PST) X-Google-Smtp-Source: AHgI3IbTJGBfK4YdFTG3IL//UzBf33hUuQYK6sPMXb9hxW1QJHaOyIu58YXHfi42s+a4D6snIsuV X-Received: by 2002:a63:5c41:: with SMTP id n1mr900530pgm.1.1549573082529; Thu, 07 Feb 2019 12:58:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549573082; cv=none; d=google.com; s=arc-20160816; b=KOzICwW1wSHYUyjImBK6Sr1AXcYZxfzq9pupWd0sHn/tG+jAuLMHhrc8bNy4bdfqsp tLVzWEiKC7NBRfZT0nbEqErgqEgDYbv4oKKXmzDw7XmGRNoyXFI4+5cRhrTYGX7hDbb8 TW7FrK5oRCVTGxQLb8rucbHEWc4eLJSShKT9++I3MITY3U6TS4tTrztxkteHdW/8OVNs WGXPY6+Ax/ZDKLx2Fy+EamPXwvgo1JSac9m6xpTP2AvaVi6hIMGfhfmGMYaUVqbbBYPi CbMCqcCv3UT5uwaX3244v3aOXwe/CocS067MTbuNKGzC9jlmXZIy4V93LwsgYuE6CZzW EbEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=JsFHtGvPapcD6NxNkrkgEVTa6ihhmbdLoabiTr2A3es=; b=gFzTSu0h/hZLaYcHZbbuPZiHvISUlKhti8cGGoKKIqiqYK8PP6+NYpfm2Bngi2eMzL xf81PG/PjcY8ZnibXokwnMKZ+M1Mk9pQ6O9UQIFDftFxCR98Y/zQkcLU26eTNqEp374I FtRju3LTTkj3k7wj3W/gj0ZtszCyEOlti6bgrJq5PNq/NnwI8sQVFaqOhtv/ZwD40nbL j96TZ5UANn+8UtZUiD36pU2w6eyRsQuQdkDSmiNTA9nVfiSs4LXMrcReW6RHhGH3VTv8 7E2vQKCIE6TI3VxkStBrnnmXNu8r6EdohXeOYQPyy/1KC2aPVvgtABzBNjM0FGIa86qo svgA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=qGY61ygy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s139si35876pgs.45.2019.02.07.12.57.46; Thu, 07 Feb 2019 12:58:02 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=qGY61ygy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727497AbfBGU4T (ORCPT + 99 others); Thu, 7 Feb 2019 15:56:19 -0500 Received: from mail.kernel.org ([198.145.29.99]:33466 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726691AbfBGU4T (ORCPT ); Thu, 7 Feb 2019 15:56:19 -0500 Received: from localhost (unknown [69.71.4.100]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 617B12146E; Thu, 7 Feb 2019 20:56:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1549572978; bh=+qD/0vK2NwX55tibQxtz477abYWFPSdoNl1+ZVnqe34=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=qGY61ygy5zsTMBmxLbpgIbw3QWPzGSxsrkhCKIyX80A5Y4BPYuCbgjA2Tis2ExvXk JRaS4V0S3lvOCK9VrCv7yZ4RnTzlJ4A/phrZlGTxpSolJm0CtVWg4RuTkdbD95qasJ ESpbhYe2LHkZCP7zvU4/uxEpcscroSmxbqtQsyrs= Date: Thu, 7 Feb 2019 14:56:17 -0600 From: Bjorn Helgaas To: Kishon Vijay Abraham I Cc: Murali Karicheri , Lorenzo Pieralisi , Jingoo Han , Gustavo Pimentel , linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 6/9] PCI: dwc: Add support to use non default msi_irq_chip Message-ID: <20190207205617.GN7268@google.com> References: <20190207110924.30716-1-kishon@ti.com> <20190207110924.30716-7-kishon@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190207110924.30716-7-kishon@ti.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Feb 07, 2019 at 04:39:21PM +0530, Kishon Vijay Abraham I wrote: > Platforms using Designware IP uses dw_pci_msi_bottom_irq_chip for > configuring the MSI controller logic within the Designware IP. However > certain platforms like Keystone (K2G) which uses Desingware IP has > it's own MSI controller logic. For handling such platforms, > the irqchip ops uses msi_irq_ack, msi_set_irq, msi_clear_irq callback > functions. s/IP uses/IP use/ s/Desingware/DesignWare/ s/Designware/DesignWare/ (several) s/IP has/IP have/ s/it's own/their own/ s/ops uses/ops use/ > Add support to use different msi_irq_chip with default as > dw_pci_msi_bottom_irq_chip. This is in preparation to get rid off > msi_irq_ack, msi_set_irq, msi_clear_irq and other Keystone specific > dw_pcie_host_ops. This will also help to get rid of get_msi_addr and > get_msi_data ops. s/rid off/rid of/ > Signed-off-by: Kishon Vijay Abraham I > --- > drivers/pci/controller/dwc/pcie-designware-host.c | 5 ++++- > drivers/pci/controller/dwc/pcie-designware.h | 1 + > 2 files changed, 5 insertions(+), 1 deletion(-) > > diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c > index 721d60a5d9e4..042de09b0451 100644 > --- a/drivers/pci/controller/dwc/pcie-designware-host.c > +++ b/drivers/pci/controller/dwc/pcie-designware-host.c > @@ -245,7 +245,7 @@ static int dw_pcie_irq_domain_alloc(struct irq_domain *domain, > > for (i = 0; i < nr_irqs; i++) > irq_domain_set_info(domain, virq + i, bit + i, > - &dw_pci_msi_bottom_irq_chip, > + pp->msi_irq_chip, > pp, handle_edge_irq, > NULL, NULL); > > @@ -277,6 +277,9 @@ int dw_pcie_allocate_domains(struct pcie_port *pp) > struct dw_pcie *pci = to_dw_pcie_from_pp(pp); > struct fwnode_handle *fwnode = of_node_to_fwnode(pci->dev->of_node); > > + if (!pp->msi_irq_chip) > + pp->msi_irq_chip = &dw_pci_msi_bottom_irq_chip; > + > pp->irq_domain = irq_domain_create_linear(fwnode, pp->num_vectors, > &dw_pcie_msi_domain_ops, pp); > if (!pp->irq_domain) { > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h > index 1f56e6ae34ff..95e0c3c93f48 100644 > --- a/drivers/pci/controller/dwc/pcie-designware.h > +++ b/drivers/pci/controller/dwc/pcie-designware.h > @@ -176,6 +176,7 @@ struct pcie_port { > struct irq_domain *irq_domain; > struct irq_domain *msi_domain; > dma_addr_t msi_data; > + struct irq_chip *msi_irq_chip; > u32 num_vectors; > u32 irq_status[MAX_MSI_CTRLS]; > raw_spinlock_t lock; > -- > 2.17.1 >