Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp942903imj; Sat, 9 Feb 2019 11:23:56 -0800 (PST) X-Google-Smtp-Source: AHgI3IYKzZG0Tmdh/6TKpNBFOf0Ila+WAbDZIysWPCA0G2uISCrGX1LTGN1Jq6daM+i4+H/apIgH X-Received: by 2002:a63:f412:: with SMTP id g18mr26750848pgi.262.1549740236882; Sat, 09 Feb 2019 11:23:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549740236; cv=none; d=google.com; s=arc-20160816; b=pglDej/ZBAWi5kP/0NfU4GzFb2Ph0tdRhBnN09XzfxL9eDaPm/7sxcb0NQINlfgfUs sZVsWFcKzyEN8KcyVc5iIzLbYFudCvNlkLQ4P7zJWWBE7vKBRemQt8Et9tyu5RH4EqOH /zSzByhJUuTDwz1haUKs3aPQJOyMY91qdy7DAamL3NmO6NwccVAe01Ti2xeldtIRfwKi pbvopA4Yi4hwkdZeN2lKSNIAmyTKKqYMm7p244yxwVRuoArPS7pnIxMZ1suI/zJX8lbk rZzONbBsrlPKHYKAUnUryWPXhPoyXTZVJ+nyYC6sar76U1HS/6xJUvsDBohIySKV2ToI V2BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=1Li8TtRZ4NvB0BMR9KYjNdauVthk5yMzr9pBydX64Ag=; b=ap8636OVKA2FtqJDYZRSf5vCTRrIEkyK2A3LZlvaznwWzuJJ/LTaV4J02HQ/VB3jFg 2/NNmnrI0WIqgZs1ivzr+++gNIodbSpSpn9Bnu81pakFLkDcc3aRDozExNOVhQMZq7cp 80b4pYtk/6AvJCHKFVnu/EeJUrNpk0Is7HATuzmII9wrqNHQVR5SIdGw9LAGkR9qrF/P b1Tu49t7HfKK4rZuKjjOX1JBa3+RApTgmPm3hTVXXZpVWi7g6oO52m4UxqRxmwC/gc/p dmDcbFJMyDhSD331xxHGELlfBPOSemw/UdZVkYfdUm97VOE90vMB2RaS+oTgR0QhC5bk WXUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=LHxLZ115; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a68si6230367pla.267.2019.02.09.11.23.41; Sat, 09 Feb 2019 11:23:56 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=LHxLZ115; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727394AbfBITX3 (ORCPT + 99 others); Sat, 9 Feb 2019 14:23:29 -0500 Received: from outils.crapouillou.net ([89.234.176.41]:42158 "EHLO crapouillou.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727187AbfBITX3 (ORCPT ); Sat, 9 Feb 2019 14:23:29 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1549740206; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:content-type: content-transfer-encoding:in-reply-to:in-reply-to: references:references; bh=1Li8TtRZ4NvB0BMR9KYjNdauVthk5yMzr9pBydX64Ag=; b=LHxLZ115WHp+AC7BoJHhNW0OK59Ma8tBV3alTKobOkrNkkajsjQqIFNyUY3c8Bp+hrtb49 qinUqIAxKgXmo4oI+ByyPmRIA3E278HRt9Do1lqTFTf55KdrSukXQaVFpqKepHqqHZwBpU jrp0yAtERJ1Nfv3KPEXLULEz6DJOeSk= From: Paul Cercueil To: Miquel Raynal , David Woodhouse , Brian Norris , Boris Brezillon , Marek Vasut , Richard Weinberger , Rob Herring , Mark Rutland , Harvey Hunt Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Paul Cercueil Subject: [PATCH v4 2/9] dt-bindings: mtd: ingenic: Change 'BCH' to 'ECC' in documentation Date: Sat, 9 Feb 2019 16:22:58 -0300 Message-Id: <20190209192305.4434-2-paul@crapouillou.net> In-Reply-To: <20190209192305.4434-1-paul@crapouillou.net> References: <20190209192305.4434-1-paul@crapouillou.net> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The JZ4740 ECC hardware is not BCH but Reed-Solomon, so it makes more sense to use the more generic ECC term. Signed-off-by: Paul Cercueil --- Changes: v3: New patch v4: No change .../devicetree/bindings/mtd/ingenic,jz4780-nand.txt | 18 +++++++++--------- 1 file changed, 9 insertions(+), 9 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/ingenic,jz4780-nand.txt b/Documentation/devicetree/bindings/mtd/ingenic,jz4780-nand.txt index a5b940f18bf6..5a45cc54f46d 100644 --- a/Documentation/devicetree/bindings/mtd/ingenic,jz4780-nand.txt +++ b/Documentation/devicetree/bindings/mtd/ingenic,jz4780-nand.txt @@ -1,4 +1,4 @@ -* Ingenic JZ4780 NAND/BCH +* Ingenic JZ4780 NAND/ECC This file documents the device tree bindings for NAND flash devices on the JZ4780. NAND devices are connected to the NEMC controller (described in @@ -14,10 +14,10 @@ Required NAND controller device properties: an offset of 0 and a size of 0x1000000 (i.e. the whole NEMC bank). Optional NAND controller device properties: -- ingenic,bch-controller: To make use of the hardware BCH controller, this - property must contain a phandle for the BCH controller node. The required +- ingenic,bch-controller: To make use of the hardware ECC controller, this + property must contain a phandle for the ECC controller node. The required properties for this node are described below. If this is not specified, - software BCH will be used instead. + software ECC will be used instead. Optional children nodes: - Individual NAND chips are children of the NAND controller node. @@ -70,17 +70,17 @@ nemc: nemc@13410000 { }; }; -The BCH controller is a separate SoC component used for error correction on +The ECC controller is a separate SoC component used for error correction on NAND devices. The following is a description of the device properties for a -BCH controller. +ECC controller. -Required BCH properties: +Required ECC properties: - compatible: Should be one of: * ingenic,jz4740-ecc * ingenic,jz4725b-bch * ingenic,jz4780-bch -- reg: Should specify the BCH controller registers location and length. -- clocks: Clock for the BCH controller. +- reg: Should specify the ECC controller registers location and length. +- clocks: Clock for the ECC controller. Example: -- 2.11.0