Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp2175136imj; Sun, 10 Feb 2019 20:51:41 -0800 (PST) X-Google-Smtp-Source: AHgI3Ibs3SyncSoSbJGSeMaJsXa6VRbxMaVjTWISr8Yc+WgZcJveaWXCQ22BZ27Gig1Dm+jIKOVL X-Received: by 2002:a17:902:29c9:: with SMTP id h67mr10998769plb.111.1549860701815; Sun, 10 Feb 2019 20:51:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549860701; cv=none; d=google.com; s=arc-20160816; b=VL9fT1OXvigJkaSjy2G19vJS+lIj1zW/JC6uvhx/s3Vx3l91sG9OWCG8GvGQ6omSLz 3XMxrm9Iw76olIVJ6/JJalNWleClziTBUX0Jt2d6IscbBceCszWH/u997KEh6SIUPIvB rpMJC0kzszqGM2qbACqGqTxjyAOCNyzpZMR9o1q3yjFiMByZ3NqRKwzbe2b+HHYZNTyb 8H2bDkjZF7mF7/3wEmu7FRKCtXLcPbgE2wpu1Rg8FMB7psw8WPE1Ncd1oY3S44SSS1xq iLFo7JrSY2S7aU1caDTGJWhGoTohEn39NIo11IjqN/W2LsoUSPO8XEqXateijRdlVv9c XY4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=KxlR6raGDqVoL23eWWR3IB5X9qdsTxKBTjddl4M2tXE=; b=U3AgDKUhNDwKWhGLOr25p3WXxvcWCMAWnGv+D2pJLaIlU4p8dc2GFVVfOTPZ/iXnJG NUIykBmW3LgHy0r9579pTGX5qtCZfskZ7NtaDd2EOgM4/D20LVtKQbkolNh6KbeXDFLG 96+6MTM3PcwlrX43/kRB0+lJCsqA+dC0ZM5scU8dLQnObPbwlEWy0qA/Mxf8TxlI0Dvo OJzwbXRONJzLjGFMxWUu0UEGDiM7sgp6uSR11ZSEv0WBcyfcnEQg7Ep7mP+XbWnEG7SK hgsXQfm9yFnEBxzKxzS2OsTnu/OLr6kO07LxxVDLaehNN9geyma0GN3zuiC4XihTcSxR Q0Eg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y24si6088780pgf.555.2019.02.10.20.51.25; Sun, 10 Feb 2019 20:51:41 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726699AbfBKEvU (ORCPT + 99 others); Sun, 10 Feb 2019 23:51:20 -0500 Received: from mailgw02.mediatek.com ([1.203.163.81]:11526 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726207AbfBKEvT (ORCPT ); Sun, 10 Feb 2019 23:51:19 -0500 X-UUID: 06d8a724302046bfab055df176eb3981-20190211 X-UUID: 06d8a724302046bfab055df176eb3981-20190211 Received: from mtkcas35.mediatek.inc [(172.27.4.250)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 473377443; Mon, 11 Feb 2019 12:51:08 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS33DR.mediatek.inc (172.27.6.106) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 11 Feb 2019 12:51:05 +0800 Received: from mszsdaap41.mediatek.inc (10.16.6.141) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 11 Feb 2019 12:51:03 +0800 From: Jitao Shi To: Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , , David Airlie , Matthias Brugger CC: Jitao Shi , Thierry Reding , Ajay Kumar , Inki Dae , Rahul Sharma , Sean Paul , Vincent Palatin , Andy Yan , Philipp Zabel , Russell King , , , , , , , Sascha Hauer , , , , , , Subject: [PATCH] drm/mediatek: add mt8183 dpi support Date: Mon, 11 Feb 2019 12:50:59 +0800 Message-ID: <20190211045059.11821-1-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.12.5 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MT8183 sample on rising and falling edge. It can reduce half data io. Signed-off-by: Jitao Shi --- drivers/gpu/drm/mediatek/mtk_dpi.c | 29 +++++++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_dpi.c b/drivers/gpu/drm/mediatek/mtk_dpi.c index 62a9d47df948..610c23334047 100644 --- a/drivers/gpu/drm/mediatek/mtk_dpi.c +++ b/drivers/gpu/drm/mediatek/mtk_dpi.c @@ -117,6 +117,7 @@ struct mtk_dpi_conf { unsigned int (*cal_factor)(int clock); u32 reg_h_fre_con; bool edge_sel_en; + bool dual_edge; }; static void mtk_dpi_mask(struct mtk_dpi *dpi, u32 offset, u32 val, u32 mask) @@ -353,6 +354,13 @@ static void mtk_dpi_config_disable_edge(struct mtk_dpi *dpi) mtk_dpi_mask(dpi, dpi->conf->reg_h_fre_con, 0, EDGE_SEL_EN); } +static void mtk_dpi_enable_dual_edge(struct mtk_dpi *dpi) +{ + mtk_dpi_mask(dpi, DPI_DDR_SETTING, DDR_EN | DDR_4PHASE, + DDR_EN | DDR_4PHASE); + mtk_dpi_mask(dpi, DPI_OUTPUT_SETTING, EDGE_SEL, EDGE_SEL); +} + static void mtk_dpi_config_color_format(struct mtk_dpi *dpi, enum mtk_dpi_out_color_format format) { @@ -509,6 +517,8 @@ static int mtk_dpi_set_display_mode(struct mtk_dpi *dpi, mtk_dpi_config_color_format(dpi, dpi->color_format); mtk_dpi_config_2n_h_fre(dpi); mtk_dpi_config_disable_edge(dpi); + if (dpi->conf->dual_edge) + mtk_dpi_enable_dual_edge(dpi); mtk_dpi_sw_reset(dpi, false); return 0; @@ -671,6 +681,16 @@ static unsigned int mt2701_calculate_factor(int clock) return 2; } +static unsigned int mt8183_calculate_factor(int clock) +{ + if (clock <= 27000) + return 8; + else if (clock <= 167000) + return 4; + else + return 2; +} + static const struct mtk_dpi_conf mt8173_conf = { .cal_factor = mt8173_calculate_factor, .reg_h_fre_con = 0xe0, @@ -682,6 +702,12 @@ static const struct mtk_dpi_conf mt2701_conf = { .edge_sel_en = true, }; +static const struct mtk_dpi_conf mt8183_conf = { + .cal_factor = mt8183_calculate_factor, + .reg_h_fre_con = 0xe0, + .dual_edge = true, +}; + static int mtk_dpi_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; @@ -777,6 +803,9 @@ static const struct of_device_id mtk_dpi_of_ids[] = { { .compatible = "mediatek,mt8173-dpi", .data = &mt8173_conf, }, + { .compatible = "mediatek,mt8183-dpi", + .data = &mt8183_conf, + }, { }, }; -- 2.12.5