Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp2276522imj; Sun, 10 Feb 2019 23:20:00 -0800 (PST) X-Google-Smtp-Source: AHgI3IYoBRx3AY5ebF3aWWmCUIwAsbtcg4eBUINwqBL2HjYlktQh/4O3oUw/MUe0E+yV02u2e3M+ X-Received: by 2002:a62:53c5:: with SMTP id h188mr34792874pfb.190.1549869600538; Sun, 10 Feb 2019 23:20:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549869600; cv=none; d=google.com; s=arc-20160816; b=rmW+fY010GZa3Fy0bJbheM/BdEI2kKOqWY9Sx3txEYwSPXp9o4VgJucq57VelwXmmn Pn8s5HfgnOFn/ogb33F2swrwHZt4A1KoCYukLoEOLOQDBO+kTkbbnerLmjU+UBqzOuiu hfwzAXeNMf8iMm0z8klcWr/vWgFuSqoGJpPVO0z8hWkd+KNzeFh8uFcx6vQCeJseoF48 kkj0kmNgQbPuOhe/seJkGlnBm+GN0t7GuDKC9aUcS7/MUSKUMI064xrm5ZaLDQ+5FHPM 0wAQyWJlKdncmLO1m06lD8LyOiHnS0Hot6I2AOjNioDkepexnc2pQfUWBHoVTdyfNaHo beGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=ZGt1pbtj5q3fqLmzNOyUe+p+RqUwVmaYIxEptnHbwOI=; b=OaCYNAUoVehEFko221THr1ws6eqLecY67YrN/oS8WR1PHiMy4e1612Q3YbMx3qtoKG 77Nji8wTcb4ss0zp1foHXC/sJhkbTOfUbCySXn5NTGK63alyDx8Fw2d2sBlu2IyyYRdl u/WldR4esv8nlPTl5FvLEcO9QNRiXz0kG/QYqWt9lSZtl7FhQuPXY/SV10DZrvp8MfGK NbxTZ9Nrgd4UOwj0bZmSjDK7pCaLTch/0Q6OLlDyYZUD3bDCGrL/YSef26eOE2c218R8 HNZDblSVU3FLLQVXXFzE6xHWGWMHFfunzNwsuZIsMZisq1smEBgH3Z6KrLPrOIea8Ynf BWrw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 6si9701929plc.241.2019.02.10.23.19.44; Sun, 10 Feb 2019 23:20:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726908AbfBKHRx (ORCPT + 99 others); Mon, 11 Feb 2019 02:17:53 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:52226 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726530AbfBKHRv (ORCPT ); Mon, 11 Feb 2019 02:17:51 -0500 X-UUID: f2609ef90ba14b109cb2cf9c30119ab1-20190211 X-UUID: f2609ef90ba14b109cb2cf9c30119ab1-20190211 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1693901767; Mon, 11 Feb 2019 15:17:45 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 11 Feb 2019 15:17:43 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 11 Feb 2019 15:17:43 +0800 From: Seiya Wang To: Rob Herring , Mark Rutland , Matthias Brugger , Michael Turquette , Stephen Boyd CC: , , , , , Seiya Wang Subject: [PATCH v1 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Date: Mon, 11 Feb 2019 15:15:55 +0800 Message-ID: <20190211071555.31430-2-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20190211071555.31430-1-seiya.wang@mediatek.com> References: <20190211071555.31430-1-seiya.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Change cpu clock name from ca57 to ca72 since MT8173 does use cortex-a72. Signed-off-by: Seiya Wang --- drivers/clk/mediatek/clk-mt8173.c | 4 ++-- include/dt-bindings/clock/mt8173-clk.h | 2 +- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/mediatek/clk-mt8173.c b/drivers/clk/mediatek/clk-mt8173.c index 96c292c3e440..deedeb3ea33b 100644 --- a/drivers/clk/mediatek/clk-mt8173.c +++ b/drivers/clk/mediatek/clk-mt8173.c @@ -533,7 +533,7 @@ static const char * const ca53_parents[] __initconst = { "univpll" }; -static const char * const ca57_parents[] __initconst = { +static const char * const ca72_parents[] __initconst = { "clk26m", "armca15pll", "mainpll", @@ -542,7 +542,7 @@ static const char * const ca57_parents[] __initconst = { static const struct mtk_composite cpu_muxes[] __initconst = { MUX(CLK_INFRA_CA53SEL, "infra_ca53_sel", ca53_parents, 0x0000, 0, 2), - MUX(CLK_INFRA_CA57SEL, "infra_ca57_sel", ca57_parents, 0x0000, 2, 2), + MUX(CLK_INFRA_CA72SEL, "infra_ca72_sel", ca72_parents, 0x0000, 2, 2), }; static const struct mtk_composite top_muxes[] __initconst = { diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/clock/mt8173-clk.h index 8aea623dd518..f7e5356fd602 100644 --- a/include/dt-bindings/clock/mt8173-clk.h +++ b/include/dt-bindings/clock/mt8173-clk.h @@ -194,7 +194,7 @@ #define CLK_INFRA_PMICWRAP 11 #define CLK_INFRA_CLK_13M 12 #define CLK_INFRA_CA53SEL 13 -#define CLK_INFRA_CA57SEL 14 +#define CLK_INFRA_CA72SEL 14 #define CLK_INFRA_NR_CLK 15 /* PERI_SYS */ -- 2.14.1