Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp2559012imj; Mon, 11 Feb 2019 05:03:05 -0800 (PST) X-Google-Smtp-Source: AHgI3IZrphJS1rqjXGCVafZB/ezKtiIGUrO7vU6+88wpCUJDoEr9FGMQddnyWiKke7GcheMccQMu X-Received: by 2002:a17:902:29aa:: with SMTP id h39mr3032315plb.6.1549890184936; Mon, 11 Feb 2019 05:03:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549890184; cv=none; d=google.com; s=arc-20160816; b=XQCRf7+kdC+acIOKXo3VdmkrYnKW5q5WrBYEUhUZjDsB+9u7joIpTBSnWkacBmutLJ n1oZvfHfwcscQyKZbMVdhn5aMsFeEJ9lBl4DLrKiFXc3TUPRP2qipBhoYuhewiiye/Ys GTjHgJmNOoSbgY9tyCcoMc9qMjKvNtG3YuvAM4AVzDrAC7hi6EKPqWI7+pJpEQU2iaHP xRwpMw3TSGmQM3NTYLZ/y6Unz0fzybPDx8rp0gyVpdH1YrY8GIjFIzp4jfJ1RlcQIcBv WkEyLs7LO30/HGxIVm1NOeYElUhMMDC8+1wehA4Er4hMHQJ/xgwnIIJHjda0KkZ31NaY MaOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:autocrypt:openpgp:from:references:cc:to :subject; bh=t/8aRXS1N1753Tr5yd5REKNP9HJn/YJucXf+WV4zs7M=; b=B0azu8UTtnKwy8K43FR8ZwjYjNDm9r7YCu59yxCtRhUjNYtvwP3mtJMqS/ilayEcaw J9hcNnLHIBDWfFagpDbMGU6G3dle/YHCZVgxwLR1Odzy7aSXpXkATV8K1ZQhCXBq8S8C 452IMt2GuYN1KSpUCmmBmDXJURO/yLcjQxthEyBGX6Lx7WyUFnaoUnRa2dQHz5+kSOvr RAdt3kSmN0yDfgKyH0qPf+kV7eWOORiENyuuQqfbzEo1ndzgnvLh6LmnE8OUxo4O6TTM JbzDzq4ED4RM6BUIitIEoMtSxGeuUdjoIwgf2QGIbFvXUHQ4IwGdYLNSwgyP6dayPOtD /RpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33si8177503plk.183.2019.02.11.05.02.47; Mon, 11 Feb 2019 05:03:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727445AbfBKNAp (ORCPT + 99 others); Mon, 11 Feb 2019 08:00:45 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:47804 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726025AbfBKNAp (ORCPT ); Mon, 11 Feb 2019 08:00:45 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9C5AC80D; Mon, 11 Feb 2019 05:00:44 -0800 (PST) Received: from [10.1.196.62] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 211E93F557; Mon, 11 Feb 2019 05:00:42 -0800 (PST) Subject: Re: [RESEND PATCH v2 17/33] ARM: davinci: aintc: move timer-specific irq_set_handler() out of irq.c To: Bartosz Golaszewski , Sekhar Nori , Kevin Hilman , Thomas Gleixner , Jason Cooper , David Lechner Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski References: <20190211122606.8662-1-brgl@bgdev.pl> <20190211122606.8662-18-brgl@bgdev.pl> From: Marc Zyngier Openpgp: preference=signencrypt Autocrypt: addr=marc.zyngier@arm.com; prefer-encrypt=mutual; keydata= mQINBE6Jf0UBEADLCxpix34Ch3kQKA9SNlVQroj9aHAEzzl0+V8jrvT9a9GkK+FjBOIQz4KE g+3p+lqgJH4NfwPm9H5I5e3wa+Scz9wAqWLTT772Rqb6hf6kx0kKd0P2jGv79qXSmwru28vJ t9NNsmIhEYwS5eTfCbsZZDCnR31J6qxozsDHpCGLHlYym/VbC199Uq/pN5gH+5JHZyhyZiNW ozUCjMqC4eNW42nYVKZQfbj/k4W9xFfudFaFEhAf/Vb1r6F05eBP1uopuzNkAN7vqS8XcgQH qXI357YC4ToCbmqLue4HK9+2mtf7MTdHZYGZ939OfTlOGuxFW+bhtPQzsHiW7eNe0ew0+LaL 3wdNzT5abPBscqXWVGsZWCAzBmrZato+Pd2bSCDPLInZV0j+rjt7MWiSxEAEowue3IcZA++7 ifTDIscQdpeKT8hcL+9eHLgoSDH62SlubO/y8bB1hV8JjLW/jQpLnae0oz25h39ij4ijcp8N t5slf5DNRi1NLz5+iaaLg4gaM3ywVK2VEKdBTg+JTg3dfrb3DH7ctTQquyKun9IVY8AsxMc6 lxl4HxrpLX7HgF10685GG5fFla7R1RUnW5svgQhz6YVU33yJjk5lIIrrxKI/wLlhn066mtu1 DoD9TEAjwOmpa6ofV6rHeBPehUwMZEsLqlKfLsl0PpsJwov8TQARAQABtCNNYXJjIFp5bmdp ZXIgPG1hcmMuenluZ2llckBhcm0uY29tPokCOwQTAQIAJQIbAwYLCQgHAwIGFQgCCQoLBBYC AwECHgECF4AFAk6NvYYCGQEACgkQI9DQutE9ekObww/+NcUATWXOcnoPflpYG43GZ0XjQLng LQFjBZL+CJV5+1XMDfz4ATH37cR+8gMO1UwmWPv5tOMKLHhw6uLxGG4upPAm0qxjRA/SE3LC 22kBjWiSMrkQgv5FDcwdhAcj8A+gKgcXBeyXsGBXLjo5UQOGvPTQXcqNXB9A3ZZN9vS6QUYN TXFjnUnzCJd+PVI/4jORz9EUVw1q/+kZgmA8/GhfPH3xNetTGLyJCJcQ86acom2liLZZX4+1 6Hda2x3hxpoQo7pTu+XA2YC4XyUstNDYIsE4F4NVHGi88a3N8yWE+Z7cBI2HjGvpfNxZnmKX 6bws6RQ4LHDPhy0yzWFowJXGTqM/e79c1UeqOVxKGFF3VhJJu1nMlh+5hnW4glXOoy/WmDEM UMbl9KbJUfo+GgIQGMp8mwgW0vK4HrSmevlDeMcrLdfbbFbcZLNeFFBn6KqxFZaTd+LpylIH bOPN6fy1Dxf7UZscogYw5Pt0JscgpciuO3DAZo3eXz6ffj2NrWchnbj+SpPBiH4srfFmHY+Y LBemIIOmSqIsjoSRjNEZeEObkshDVG5NncJzbAQY+V3Q3yo9og/8ZiaulVWDbcpKyUpzt7pv cdnY3baDE8ate/cymFP5jGJK++QCeA6u6JzBp7HnKbngqWa6g8qDSjPXBPCLmmRWbc5j0lvA 6ilrF8m5Ag0ETol/RQEQAM/2pdLYCWmf3rtIiP8Wj5NwyjSL6/UrChXtoX9wlY8a4h3EX6E3 64snIJVMLbyr4bwdmPKULlny7T/R8dx/mCOWu/DztrVNQiXWOTKJnd/2iQblBT+W5W8ep/nS w3qUIckKwKdplQtzSKeE+PJ+GMS+DoNDDkcrVjUnsoCEr0aK3cO6g5hLGu8IBbC1CJYSpple VVb/sADnWF3SfUvJ/l4K8Uk4B4+X90KpA7U9MhvDTCy5mJGaTsFqDLpnqp/yqaT2P7kyMG2E w+eqtVIqwwweZA0S+tuqput5xdNAcsj2PugVx9tlw/LJo39nh8NrMxAhv5aQ+JJ2I8UTiHLX QvoC0Yc/jZX/JRB5r4x4IhK34Mv5TiH/gFfZbwxd287Y1jOaD9lhnke1SX5MXF7eCT3cgyB+ hgSu42w+2xYl3+rzIhQqxXhaP232t/b3ilJO00ZZ19d4KICGcakeiL6ZBtD8TrtkRiewI3v0 o8rUBWtjcDRgg3tWx/PcJvZnw1twbmRdaNvsvnlapD2Y9Js3woRLIjSAGOijwzFXSJyC2HU1 AAuR9uo4/QkeIrQVHIxP7TJZdJ9sGEWdeGPzzPlKLHwIX2HzfbdtPejPSXm5LJ026qdtJHgz BAb3NygZG6BH6EC1NPDQ6O53EXorXS1tsSAgp5ZDSFEBklpRVT3E0NrDABEBAAGJAh8EGAEC AAkFAk6Jf0UCGwwACgkQI9DQutE9ekMLBQ//U+Mt9DtFpzMCIHFPE9nNlsCm75j22lNiw6mX mx3cUA3pl+uRGQr/zQC5inQNtjFUmwGkHqrAw+SmG5gsgnM4pSdYvraWaCWOZCQCx1lpaCOl MotrNcwMJTJLQGc4BjJyOeSH59HQDitKfKMu/yjRhzT8CXhys6R0kYMrEN0tbe1cFOJkxSbV 0GgRTDF4PKyLT+RncoKxQe8lGxuk5614aRpBQa0LPafkirwqkUtxsPnarkPUEfkBlnIhAR8L kmneYLu0AvbWjfJCUH7qfpyS/FRrQCoBq9QIEcf2v1f0AIpA27f9KCEv5MZSHXGCdNcbjKw1 39YxYZhmXaHFKDSZIC29YhQJeXWlfDEDq6nIhvurZy3mSh2OMQgaIoFexPCsBBOclH8QUtMk a3jW/qYyrV+qUq9Wf3SKPrXf7B3xB332jFCETbyZQXqmowV+2b3rJFRWn5hK5B+xwvuxKyGq qDOGjof2dKl2zBIxbFgOclV7wqCVkhxSJi/QaOj2zBqSNPXga5DWtX3ekRnJLa1+ijXxmdjz hApihi08gwvP5G9fNGKQyRETePEtEAWt0b7dOqMzYBYGRVr7uS4uT6WP7fzOwAJC4lU7ZYWZ yVshCa0IvTtp1085RtT3qhh9mobkcZ+7cQOY+Tx2RGXS9WeOh2jZjdoWUv6CevXNQyOUXMM= Organization: ARM Ltd Message-ID: <67127a57-3d1f-5cf4-efb8-f1a2a49b3a2a@arm.com> Date: Mon, 11 Feb 2019 13:00:40 +0000 User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:60.0) Gecko/20100101 Thunderbird/60.4.0 MIME-Version: 1.0 In-Reply-To: <20190211122606.8662-18-brgl@bgdev.pl> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/02/2019 12:25, Bartosz Golaszewski wrote: > From: Bartosz Golaszewski > > I've been unable to figure out exactly why, but it seems that the > IRQ_TINT1_TINT34 interrupt for timer 1 needs to be handled as a > level irq, not edge like all others. That's probably because its comparator maintains the interrupt asserted as long as its value is less than the counter. Level-trigger timers are the most common thing on this side of the known universe. > > Let's move the handler setup out of the aintc driver where it's lived > since the beginning and into the dm* SoC-specific files where it > belongs. > > Signed-off-by: Bartosz Golaszewski > --- > arch/arm/mach-davinci/dm355.c | 8 ++++++++ > arch/arm/mach-davinci/dm365.c | 8 ++++++++ > arch/arm/mach-davinci/dm644x.c | 8 ++++++++ > arch/arm/mach-davinci/dm646x.c | 8 ++++++++ > arch/arm/mach-davinci/irq.c | 3 --- > 5 files changed, 32 insertions(+), 3 deletions(-) > > diff --git a/arch/arm/mach-davinci/dm355.c b/arch/arm/mach-davinci/dm355.c > index c7cd765114af..a732f2ea1d9a 100644 > --- a/arch/arm/mach-davinci/dm355.c > +++ b/arch/arm/mach-davinci/dm355.c > @@ -15,6 +15,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -744,6 +745,13 @@ void __init dm355_init_time(void) > psc = ioremap(DAVINCI_PWR_SLEEP_CNTRL_BASE, SZ_4K); > dm355_psc_init(NULL, psc); > > + /* > + * Nobody knows why anymore, but this interrupt has been handled as > + * a level irq from the very beginning of davinci support in mainline > + * linux. > + */ > + irq_set_handler(DAVINCI_INTC_IRQ(IRQ_TINT1_TINT34), handle_level_irq); > + Now, the real question is: why isn't that set as part of the set_irq_type() callback, instead of hardcoding it in the platform? This is exactly the kind of information that should come as part of the DT or from the driver as one of the request_irq() flags. It would save quite a bit of boilerplate code. Thanks, M. -- Jazz is not dead. It just smells funny...