Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Date:   Mon, 11 Feb 2019 16:34:02 +0100
From:   Maxime Ripard <maxime.ripard@bootlin.com>
To:     Priit Laes <plaes@plaes.org>
Cc:     Chen-Yu Tsai <wens@csie.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
        linux-clk <linux-clk@vger.kernel.org>,
        linux-kernel <linux-kernel@vger.kernel.org>,
        Jernej Skrabec <jernej.skrabec@siol.net>
Subject: Re: [RFC PATCH] clk: sunxi-ng: sun4i: Use CLK_SET_RATE_PARENT for
 mmc2 clock
Message-ID: <20190211153402.s5qij5idvhbtsw2y@flea>
References: <20190202155209.31617-1-plaes@plaes.org>
 <20190205094529.t7je4ozzu2b4ornc@flea>
 <CAGb2v673ntXn7MTRhU1uecO9q8_i79e+Ovio=tucd6qFf5L84Q@mail.gmail.com>
 <20190206092000.f46nsn4fw2n4crub@flea>
 <20190206100309.dhkm2l73qzkwgjzg@plaes.org>
 <20190206155227.wbkzvsdgykir4wn5@flea>
 <20190211143552.2uqx6yy53dyv5lbl@plaes.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="wbna365u3tl67kxz"
Content-Disposition: inline
In-Reply-To: <20190211143552.2uqx6yy53dyv5lbl@plaes.org>
User-Agent: NeoMutt/20180716
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk


--wbna365u3tl67kxz
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Feb 11, 2019 at 02:35:52PM +0000, Priit Laes wrote:
> On Wed, Feb 06, 2019 at 04:52:27PM +0100, Maxime Ripard wrote:
> > Hi,
> >=20
> > On Wed, Feb 06, 2019 at 10:03:09AM +0000, Priit Laes wrote:
> > > > > I'm concerned for other users of the PLL-PERIPH clock. AFAIK
> > > > > all of them, except the HRTIMER, expect the clock rate to stay
> > > > > the same and not change underneath them. And SATA expects it to
> > > > > be at 600 MHz, as the datasheet says. And while it may not direct=
ly
> > > > > apply to the LIME2, eMMC on newer SoCs / boards run at the slight=
ly
> > > > > reduced rate of 50 MHz just fine.
> > > > >=20
> > > > > In the commit in question, clocks without CLK_SET_RATE_PARENT
> > > > > should be using the old code (now in the if conditional block),
> > > > > i.e. the behavior should not have changed.
> > > > >=20
> > > > > I don't think this actually "fixes" whatever bug was introduced,
> > > > > but only papers over the issue, and possible introduces further
> > > > > issues for other users.
> > > >=20
> > > > You're right, I've overlooked that it was pll-periph being
> > > > affected. I've dropped it for now.
> > >=20
> > > Any ideas what could be done. I currently have no time to debug it,
> > > but it affects existing systems.
> >=20
> > I can't find what would change with that commit either if the flag
> > isn't set, so looking at the register state before and after that
> > commit would help I guess?
>=20
> Register dump without the patch:
>=20
> $ busybox devmem 0x01c20090
> 0x0250030E
>=20
> pll-ddr-base     2 2 0   768000000          0     0  50000
>    pll-ddr-other 1 1 0   768000000          0     0  50000
>       mmc2       3 3 0    51200000          0     0  50000
>=20
> Register dump with patch applied, booted from mmc0 and after mounting emm=
c:
>=20
> $ busybox devmem 0x01c20090
> 0x8140020B
>=20
> pll-periph-base  3 3 0  1200000000          0     0  50000
>    pll-periph    6 6 0   600000000          0     0  50000
>       mmc2       3 3 0    50000000          0     0  50000

I meant the whole Clock controller, ideally a diff between the two
states would be great.

Maxime

--=20
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com

--wbna365u3tl67kxz
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCXGGV6gAKCRDj7w1vZxhR
xSb0AQD60HG8McEgeqDKFTSbYkbsOD8CLdNxRxAkFYF53Ne4OAD+Ml7PXxYFoTB5
cofsj/UmY7nxosZX0nApMceCtLp4Kwg=
=ryVE
-----END PGP SIGNATURE-----

--wbna365u3tl67kxz--