Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp3531681imj; Mon, 11 Feb 2019 23:45:01 -0800 (PST) X-Google-Smtp-Source: AHgI3IatBOZZjsNl0I0OfX4ugU+FziLey00PmLkH/v9ID/c1/T2xrrqLxS77bzH2tcbaZ1DkSGZN X-Received: by 2002:a17:902:b214:: with SMTP id t20mr2614402plr.248.1549957501689; Mon, 11 Feb 2019 23:45:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549957501; cv=none; d=google.com; s=arc-20160816; b=GjEC/PeLVh/N0S3baFBodd6RYsjSyh5vsq3mp3QLOkAv/WCdD0etBbV4gy3CveCQyB BadzIDKn2O8hcSb0Dk31Eah/QR3YkwRYj5BgZVYBLxSlbQjBpR7q55re8wc0zvEcjWXT ixVEJ5Y2D7c7U9Vzr8hA4SKhQVXSDxoe77VmjviCLTAeRfkMVyv+ivs8p/iC9VUhWXp2 y/NtcmEl6q6kwDYt9h9NPMc3c4EUkIU4XNolqvXqAQ1xA9yV+W2gfaQOL65gbS6/XQgK mm4a4WpYmME2MwKvarfQAO+gUIvQXyr7rZD371gy7GNYA4SZ1tNJ4oCGguZ173j5HUHE ht2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=8PkE/JRhVH8yDMxuXQt13A16ub5lTk8UaNSN0j2XZ7k=; b=EgydnPJkiof6P5Vi9WppwFyjcAXJmHI6DYXY3QjualuDBix3M3rjGOGhtl/oSenlHd NPeS8zVB70PsvuOzt5z78doxL4ejAtt5y2+tB7PJU5WyjTQV/EQPMYau9G/erjt3gtwl I/MDkz78DoQZ4utX3eAt+9hXxlx9QWyuTyGtWOvbUlasWicdUXVsNiWYyUsDFYCY6+P7 L5pjyM0DN/2adeS+dxVAPdHifvHFnSCQ3R43iaDZGpznmsW6PIcnxAWykjaMudKzyWaT +P+l/aUuxN/zYMYylTugkv5ThuLRU7lC5mBNPDbnKj9x4qpxyoPsvanV7HciMLJb7Tuc WsQg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=FX0z+zhw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m24si11115220pgv.472.2019.02.11.23.44.45; Mon, 11 Feb 2019 23:45:01 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=FX0z+zhw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728353AbfBLHoL (ORCPT + 99 others); Tue, 12 Feb 2019 02:44:11 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:42358 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727533AbfBLHoK (ORCPT ); Tue, 12 Feb 2019 02:44:10 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x1C7hSUa017854; Tue, 12 Feb 2019 01:43:29 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1549957409; bh=8PkE/JRhVH8yDMxuXQt13A16ub5lTk8UaNSN0j2XZ7k=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=FX0z+zhwG+iuUPGNWXKoy0oYprEDYTZKiPFdJvyzkLJ5qFW23TwzEf6uwGuI2A5T+ 8z7MG03OtPI53DPaQpSa5rU20Owr6yxAjiBlPhzAF/PSS7v2Hawb1OBKEmymGm27gA WJgqVCfZylOPpxjVWElLUPvE9OBsEvXtMDKDAdOU= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x1C7hSfi022681 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 12 Feb 2019 01:43:28 -0600 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Tue, 12 Feb 2019 01:43:28 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Tue, 12 Feb 2019 01:43:28 -0600 Received: from uda0131933.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id x1C7gss3000385; Tue, 12 Feb 2019 01:43:24 -0600 From: Lokesh Vutla To: , Tony Lindgren , Nishanth Menon , Santosh Shilimkar , Rob Herring , , CC: Linux ARM Mailing List , , Device Tree Mailing List , Sekhar Nori , Tero Kristo , Peter Ujfalusi , Lokesh Vutla Subject: [PATCH v5 07/10] dt-bindings: irqchip: Introduce TISCI Interrupt Aggregator bindings Date: Tue, 12 Feb 2019 13:12:34 +0530 Message-ID: <20190212074237.2875-8-lokeshvutla@ti.com> X-Mailer: git-send-email 2.19.2 In-Reply-To: <20190212074237.2875-1-lokeshvutla@ti.com> References: <20190212074237.2875-1-lokeshvutla@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the DT binding documentation for Interrupt Aggregator driver. Signed-off-by: Lokesh Vutla --- Changes sine v4: - None .../interrupt-controller/ti,sci-inta.txt | 74 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 75 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt b/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt new file mode 100644 index 000000000000..17b1fbd90312 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt @@ -0,0 +1,74 @@ +Texas Instruments K3 Interrupt Aggregator +========================================= + +The Interrupt Aggregator (INTA) provides a centralized machine +which handles the termination of system events to that they can +be coherently processed by the host(s) in the system. A maximum +of 64 events can be mapped to a single interrupt. + + + Interrupt Aggregator + +-----------------------------------------+ + | Intmap VINT | + | +--------------+ +------------+ | + m ------>| | vint | bit | | 0 |.....|63| vint0 | + . | +--------------+ +------------+ | +------+ + . | . . | | HOST | +Globalevents ------>| . . |------>| IRQ | + . | . . | | CTRL | + . | . . | +------+ + n ------>| +--------------+ +------------+ | + | | vint | bit | | 0 |.....|63| vintx | + | +--------------+ +------------+ | + | | + +-----------------------------------------+ + +Configuration of these Intmap registers that maps global events to vint is done +by a system controller (like the Device Memory and Security Controller on K3 +AM654 SoC). Driver should request the system controller to get the range +of global events and vints assigned to the requesting host. Management +of these requested resources should be handled by driver and requests +system controller to map specific global event to vint, bit pair. + +Communication between the host processor running an OS and the system +controller happens through a protocol called TI System Control Interface +(TISCI protocol). For more details refer: +Documentation/devicetree/bindings/arm/keystone/ti,sci.txt + +TISCI Interrupt Aggregator Node: +------------------------------- +- compatible: Must be "ti,sci-inta". +- reg: Should contain registers location and length. +- interrupt-controller: Identifies the node as an interrupt controller +- #interrupt-cells: Specifies the number of cells needed to encode an + interrupt source. The value should be 4. + First cell should contain the TISCI device ID of source + Second cell should contain the event source offset + within the device + Third cell specified the interrupt number(vint) + reaching Interrupt aggregator. + Fourth cell specifies the trigger type as defined + in interrupts.txt in this directory. +- interrupt-parent: phandle of irq parent for TISCI intr. +- ti,sci: Phandle to TI-SCI compatible System controller node. +- ti,sci-dev-id: TISCI device ID of the Interrupt Aggregator. +- ti,sci-rm-range-vint: TISCI subtype id representing the virtual interrupts + (vints) range within this IA, assigned to the + requesting host context. +- ti,sci-rm-range-global-event: TISCI subtype id representing the global + events range reaching this IA and are assigned + to the requesting host context. + +Example: +-------- +main_udmass_inta: interrupt-controller@33d00000 { + compatible = "ti,sci-inta"; + reg = <0x0 0x33d00000 0x0 0x100000>; + interrupt-controller; + interrupt-parent = <&main_navss_intr>; + #interrupt-cells = <4>; + ti,sci = <&dmsc>; + ti,sci-dev-id = <179>; + ti,sci-rm-range-vint = <0x0>; + ti,sci-rm-range-global-event = <0x1>; +}; diff --git a/MAINTAINERS b/MAINTAINERS index 823eeb672cf0..970c732b7158 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15065,6 +15065,7 @@ F: Documentation/devicetree/bindings/clock/ti,sci-clk.txt F: drivers/clk/keystone/sci-clk.c F: drivers/reset/reset-ti-sci.c F: Documentation/devicetree/bindings/interrupt-controller/ti,sci-intr.txt +F: Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt F: drivers/irqchip/irq-ti-sci-intr.c F: drivers/irqchip/irq-ti-sci-common.c F: drivers/irqchip/irq-ti-sci-common.h -- 2.19.2