Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp3618075imj; Tue, 12 Feb 2019 01:39:39 -0800 (PST) X-Google-Smtp-Source: AHgI3IaHk6PIa00P+NLVriOnoDk9HwWmeq0dL7bU/mJDWN4Hx2b/Pj1sH/oOaT1wR6TmnOyMFofc X-Received: by 2002:a62:d448:: with SMTP id u8mr3049839pfl.105.1549964379222; Tue, 12 Feb 2019 01:39:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549964379; cv=none; d=google.com; s=arc-20160816; b=agfgcnAuplcnEdU5hgO5bw1jqZYVOab3Ttb7S5LoJXr0W/m/U+G4c4DP7qC+0kvpaP FhNA1S4FF6zjnyHU49tAOOx6kfAfkhF0af4N38aSvclW5BlOYS+6FxlLCRzGTGuALJss afZjkK5JuEhu1eCiqHm4NOuk54DmthNQ8y+IEAt53Lp516/H64x01124DBwSC/sRdj0G kIDWKvr+fqcLeO3tM4MYko2eAylK5d3mZyFYOkn0Re9orTP+LBYFZsqO+1ZWC7JtxWNn NGxd7mjYwFjIGMXcTG2weQoNWwq5x3107jyHHDqY1VgXUWJ2DcajRBoXGY9SSCHFa9+c hWFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=bx0SWtCVYNhMsgT+/3xpxQyRdrWmQnAUimVTnL97zN8=; b=hx3ByGfEgxsxrweqtKQ7Iu1xZpvvDLr21OUAc94cdG5ZtOHXi2G+EifoXYmed8qM6L B1Q2H4eB+NbWuPssvoEnJGPUQ2UNvfsFXKxYFtDJg0AaSTfU3N5C28D6vNvu9WKIKN9b dKaRM10eMq5ldEDkCkOBFURP3lNUw1LEwqEJxQmgFHNuYNIyCLfPLnAkFGTzww4OHu/6 ekW/FIH05xutWK3mll5B3QKr8L7AQfpxmrsdcm8YsMtNpsMm21ILarxZ5IQd0Fe6lgLD tQqJqNUVH+KLymG6goBguwlyx4DMEcIM/rWApXddRpRdVsW7TjC307AH5elYn5zWU/tO /rRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Dg2K8f6W; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z61si13031798plb.49.2019.02.12.01.39.23; Tue, 12 Feb 2019 01:39:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Dg2K8f6W; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728830AbfBLJjD (ORCPT + 99 others); Tue, 12 Feb 2019 04:39:03 -0500 Received: from mail-it1-f196.google.com ([209.85.166.196]:36018 "EHLO mail-it1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727784AbfBLJjD (ORCPT ); Tue, 12 Feb 2019 04:39:03 -0500 Received: by mail-it1-f196.google.com with SMTP id c9so5952679itj.1 for ; Tue, 12 Feb 2019 01:39:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=bx0SWtCVYNhMsgT+/3xpxQyRdrWmQnAUimVTnL97zN8=; b=Dg2K8f6WvquE3VP5MEIjVtRcIM7hGpjWt+JunD6DbH/uMMgLHzBQK/CmDODLL8DnuZ EZWtvRyKwfsxLfX6WBD6kmSwFa+SagEl/+JAg5BICV5tQ1DPlJRAFRKe7wjS9yll2cH0 kKGes4Y/rnO9RCebww9+sBL1LmPNbYdDqt8ZM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=bx0SWtCVYNhMsgT+/3xpxQyRdrWmQnAUimVTnL97zN8=; b=hcNgjFm3VS6i7nIeTVX97aTqJUdjCOtvgUkoLoxTcrseJbSnoPBAms1Iw13L1Y1Vq3 MQ6MbN7VdumcyMWQkAQbqjBpHUsKmSnjT+KP271UDB9siHqkZNHqjsEyagOEIXd3htAw GtQQmHNakaZG/5aTJVsKlMuiTFvlCbq38Ome6o/ds1X6lRqgKDrWTpjSO+5DpaUA0+us AmuAtt4BMZDrCRxW5EcqAJW4RrqYcOEcLsOmPudClRg70LExR1ayE+X+lw1hWQgWK/M3 CHIiJMaLym0c5LTE3g7MyLSmwHs6DZ0ySCralOR/6MRQXWY0bIpISWV+hHi0qll3eetE KKhA== X-Gm-Message-State: AHQUAuZBIejJ+2dIAU5bcymaBuc4h7OKbG9ESwYvGn5IZTXOQNKMbG/R kDalO126W+U8HPNdltuaY79yoCeIUHlNglDIh3G+nA== X-Received: by 2002:a24:385:: with SMTP id e127mr1337604ite.32.1549964340828; Tue, 12 Feb 2019 01:39:00 -0800 (PST) MIME-Version: 1.0 References: <20190124195900.22620-1-jagan@amarulasolutions.com> <20190124195900.22620-12-jagan@amarulasolutions.com> <20190125212433.ni2jg3wvpyjazlxf@flea> <20190129151348.mh27btttsqcmeban@flea> <20190201143102.rcvrxstc365mezvx@flea> <20190212093028.kulsqiai7dsnmbu2@flea> In-Reply-To: <20190212093028.kulsqiai7dsnmbu2@flea> From: Jagan Teki Date: Tue, 12 Feb 2019 15:08:49 +0530 Message-ID: Subject: Re: [PATCH v6 11/22] clk: sunxi-ng: a64: Add minimum rate for PLL_MIPI To: Maxime Ripard Cc: David Airlie , Daniel Vetter , Chen-Yu Tsai , Michael Turquette , Rob Herring , Mark Rutland , linux-arm-kernel , linux-kernel , linux-clk , dri-devel , devicetree , Michael Trimarchi , linux-amarula@amarulasolutions.com, linux-sunxi Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Feb 12, 2019 at 3:00 PM Maxime Ripard wrote: > > On Mon, Feb 11, 2019 at 07:37:57PM +0530, Jagan Teki wrote: > > Hi Maxime, > > > > On Fri, Feb 1, 2019 at 8:01 PM Maxime Ripard wrote: > > > > > > On Tue, Jan 29, 2019 at 11:01:31PM +0530, Jagan Teki wrote: > > > > On Tue, Jan 29, 2019 at 8:43 PM Maxime Ripard wrote: > > > > > > > > > > On Mon, Jan 28, 2019 at 03:06:10PM +0530, Jagan Teki wrote: > > > > > > On Sat, Jan 26, 2019 at 2:54 AM Maxime Ripard wrote: > > > > > > > > > > > > > > On Fri, Jan 25, 2019 at 01:28:49AM +0530, Jagan Teki wrote: > > > > > > > > Minimum PLL used for MIPI is 500MHz, as per manual, but > > > > > > > > lowering the min rate by 300MHz can result proper working > > > > > > > > nkms divider with the help of desired dclock rate from > > > > > > > > panel driver. > > > > > > > > > > > > > > > > Signed-off-by: Jagan Teki > > > > > > > > Acked-by: Stephen Boyd > > > > > > > > > > > > > > Going 200MHz below the minimum doesn't seem really reasonable. What > > > > > > > is the issue that you are trying to fix here? > > > > > > > > > > > > > > It looks like it's picking bad dividers, but if that's the case, this > > > > > > > isn't the proper fix. > > > > > > > > > > > > As I stated in earlier patches, the whole idea is pick the desired > > > > > > dclk divider based dclk rate. So the dotclock, sun4i_dclk_round_rate > > > > > > is unable to get the proper dclk divider at the end, so it eventually > > > > > > picking up wrong divider value and fired vblank timeout. > > > > > > > > > > > > So, we come-up with optimal and working min_rate 300MHz in pll-mipi to > > > > > > get the desired clock something like below. > > > > > > [ 2.415773] [drm] No driver support for vblank timestamp query. > > > > > > [ 2.424116] sun4i_dclk_round_rate: min_div = 4 max_div = 127, rate = 55000000 > > > > > > [ 2.424172] ideal = 220000000, rounded = 0 > > > > > > [ 2.424176] ideal = 275000000, rounded = 0 > > > > > > [ 2.424194] ccu_nkm_round_rate: rate = 330000000 > > > > > > [ 2.424197] ideal = 330000000, rounded = 330000000 > > > > > > [ 2.424201] sun4i_dclk_round_rate: div = 6 rate = 55000000 > > > > > > [ 2.424205] sun4i_dclk_round_rate: min_div = 4 max_div = 127, rate = 55000000 > > > > > > [ 2.424209] ideal = 220000000, rounded = 0 > > > > > > [ 2.424213] ideal = 275000000, rounded = 0 > > > > > > [ 2.424230] ccu_nkm_round_rate: rate = 330000000 > > > > > > [ 2.424233] ideal = 330000000, rounded = 330000000 > > > > > > [ 2.424236] sun4i_dclk_round_rate: div = 6 rate = 55000000 > > > > > > [ 2.424253] ccu_nkm_round_rate: rate = 330000000 > > > > > > [ 2.424270] ccu_nkm_round_rate: rate = 330000000 > > > > > > [ 2.424278] sun4i_dclk_recalc_rate: val = 1, rate = 330000000 > > > > > > [ 2.424281] sun4i_dclk_recalc_rate: val = 1, rate = 330000000 > > > > > > [ 2.424306] ccu_nkm_set_rate: rate = 330000000, parent_rate = 297000000 > > > > > > [ 2.424309] ccu_nkm_set_rate: _nkm.n = 5 > > > > > > [ 2.424311] ccu_nkm_set_rate: _nkm.k = 2 > > > > > > [ 2.424313] ccu_nkm_set_rate: _nkm.m = 9 > > > > > > [ 2.424661] sun4i_dclk_set_rate div 6 > > > > > > [ 2.424668] sun4i_dclk_recalc_rate: val = 6, rate = 55000000 > > > > > > > > > > > > But look like this wouldn't valid for all other dclock rates, say BPI > > > > > > panel has 30MHz clock that would failed with this logic. > > > > > > > > > > > > On the other side Allwinner BSP calculating dclk divider based on the > > > > > > SoC's. for A33 [1] it is fixed dclk divider of 4 and for A64 is is > > > > > > calculated based on the bpp/lanes. > > > > > > > > > > It looks like the A64 has the same divider of 4: > > > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/lowlevel_sun50iw1/de_dsi.c#L12 > > > > > > > > > > I think you're confusing it with the ratio between the pixel clock and > > > > > the dotclock, called dsi_div: > > > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/lowlevel_sun50iw1/disp_al.c#L198 > > > > > > > > Ahh.. I thought this initially but as far as DSI clock computation is > > > > concern, the L12 tcon_div is local variable which is used for edge0 > > > > computation in burst mode and not for the dsi clock computation. Since > > > > the BSP is unable to get the tcon_div during edge0 computation, they > > > > defined it locally I think. > > > > > > > > You can see the lcd_clk_config() code [2], where we can see DSI clock > > > > computation using dsi_div value. > > > > > > > > Here is dump after the in Line 792 which is after computation[3] > > > > [ 10.800737] lcd_clk_config: dsi_div = 6, tcon_div = 4, lcd_div = 1 > > > > [ 10.800743] lcd_clk_config: lcd_dclk_freq = 55, dclk_rate = 55000000 > > > > [ 10.800749] lcd_clk_config: lcd_rate = 330000000, pll_rate = 330000000 > > > > > > > > The above dump the lcd_rate 330MHz is computed with panel clock, 55MHz > > > > into dsi_div 6. So this can be our actual divider values dclk_min_div, > > > > dclk_max_div in sun4i_dclk_round_rate (from > > > > drivers/gpu/drm/sun4i/sun4i_dotclock.c) > > > > > > I wish it was in your commit log in the first place, instead of having > > > to exchange multiple mails over this. > > > > > > However, I don't think that's quite true, and it might be a bug in > > > Allwinner's implementation (or rather something quite confusing). > > > > > > You're right that the lcd_rate and pll_rate seem to be generated from > > > the pixel clock, and it indeed looks like the ratio between the pixel > > > clock and the TCON dotclock is defined through the number of bits per > > > lanes. > > > > > > However, in this case, dsi_rate is actually the same than lcd_rate, > > > since pll_rate is going to be divided by dsi_div: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L791 > > > > > > Since lcd_div is 1, it also means that in this case, dsi_rate == > > > dclk_rate. > > > > > > The DSI module clock however, is always set to 148.5 MHz. Indeed, if > > > we look at: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L804 > > > > > > We can see that the rate in clk_info is used if it's different than > > > 0. This is filled by disp_al_lcd_get_clk_info, which, in the case of a > > > DSI panel, will hardcode it to 148.5 MHz: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/lowlevel_sun50iw1/disp_al.c#L164 > > > > > > So, the DSI clock is set to this here: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L805 > > > > > > The TCON *module* clock (the one in the clock controller) has been set > > > to lcd_rate (so the pixel clock times the number of bits per lane) here: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L800 > > > > > > And the PLL has been set to the same rate here: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L794 > > > > > > Let's take a step back now: that function we were looking at, > > > lcd_clk_config, is called by lcd_clk_enable, which is in turn called > > > by disp_lcd_enable here: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/disp_lcd.c#L1328 > > > > > > The next function being called is disp_al_lcd_cfg, and that function > > > will hardcode the TCON dotclock divider to 4, here: > > > https://github.com/BPI-SINOVOIP/BPI-M64-bsp/blob/master/linux-sunxi/drivers/video/sunxi/disp2/disp/de/lowlevel_sun50iw1/disp_al.c#L240 > > > > > > So, in the end, the dotclock divider is always 4, the DSI module clock > > > is set to 148.5 MHz, and the TCON module clock is set to 330MHz. Since > > > the TCON module clock doesn't have a divider, the PLL is set at that > > > same value but this is redundant. > > > > > > I'll experiment with this and try to see how it works on the A33. > > > > How is it with A33? > > The conclusions are the one I sent in my last series In this series? [PATCH v3 0/8] drm/sun4i: dsi: Add burst mode support