Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp245432imj; Wed, 13 Feb 2019 07:40:17 -0800 (PST) X-Google-Smtp-Source: AHgI3Ib7e+B3cyMWcVVDzfjFDvr8HokvisgWehYwLIUi5IwZSBrdIJ5crppkOfF5y0jfq6Y+gpJW X-Received: by 2002:a17:902:8a8a:: with SMTP id p10mr1174080plo.50.1550072417326; Wed, 13 Feb 2019 07:40:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550072417; cv=none; d=google.com; s=arc-20160816; b=qOd7Mwulur/bHyZu2gVFksvgXhFv5Fp2IPS2PDI1tiVF4vLHYuGLZ2DRcGTVcWpWKL BXpHk7NqHg6HgglexZdobehZCYGQehmFMknOcBjI+er6n00VbK/g1qQ+GDy3ojwyTj8P 9XuBi8ZzRGwf/gGZCwYwujRghUAbzZm1XY7oT3yH0DqhY/nIhCAn3zlT5pOFiwZNwD01 iV02s64ltf1vBRCjgElkE7E6huxtXfOS9iSjy2Vxu10ecfwzsvT9nojOmrV0ZFCayUDd wIYy2i0NIWHd8H8F8uT8tNsGGByZBsoM99WaTJzK5JyW6Yo6LlOhJX1z90dCNFvA+kcl j9aQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=4BC7+G6fLLTBH50F8TpiUZ9Dn6709eCK0i1lOW0mGo4=; b=PP7743k62j5d/NfDBu1PYYl/5Uc+o9r04y5/6VENEJwh0MN8jkKiN33qDNhGYtx+6J U6VeWAs5bANdm2VmpFZkFg2Y8H5x1GjRQS6l/zDG975/8NWfkzABQDFZsijnkbbE6hWZ bGuyNuB1gLIAY/BIqpj7NHH7AmVSNobimKqkdvhywQIh0RrKst0XbOsj4oZ8vtuVJ6l8 7w51oUzz0qBxj299xoJh7Tdr5/cNgOwpyjBhV2zutS8X05iTAZPzfbrPYXAQOT3FBd/l x+9UzaMukkGnrL1dZnMYVfJ/MDgQsD+f9vnYtv5Ypf25G03YgCXkV2mIapokaD5pmB/t +Hfg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 64si4541647pld.436.2019.02.13.07.40.01; Wed, 13 Feb 2019 07:40:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404215AbfBMPIH (ORCPT + 99 others); Wed, 13 Feb 2019 10:08:07 -0500 Received: from mga06.intel.com ([134.134.136.31]:11815 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726317AbfBMPIH (ORCPT ); Wed, 13 Feb 2019 10:08:07 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga104.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Feb 2019 07:08:06 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.58,365,1544515200"; d="scan'208";a="299437316" Received: from rajneesh-desk.iind.intel.com ([10.223.86.34]) by orsmga005.jf.intel.com with ESMTP; 13 Feb 2019 07:08:04 -0800 From: Rajneesh Bhardwaj To: platform-driver-x86@vger.kernel.org Cc: dvhart@infradead.org, andy@infradead.org, linux-kernel@vger.kernel.org, Rajneesh Bhardwaj , "David E. Box" , Srinivas Pandruvada Subject: [PATCH v2 05/10] platform/x86: intel_pmc_core: Include Reserved IP for LTR Date: Wed, 13 Feb 2019 20:38:05 +0530 Message-Id: <20190213150810.32750-6-rajneesh.bhardwaj@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190213150810.32750-1-rajneesh.bhardwaj@linux.intel.com> References: <20190213150810.32750-1-rajneesh.bhardwaj@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Recently introduced commit "platform/x86: intel_pmc_core: Show Latency Tolerance info <51337cd94d18184601ac0fb4cf1a02b8bbabc3d7> skipped the LTR from a reserved IP. Though this doesn't cause any functional issue but it is needed for the consumers of "ltr_ignore" as the index printing for "ltr_show" is missing. For example, w/o this change, a user that wants to ignore LTR from ME would do something like echo 5 > ltr_ignore but the index for ME is 6. Printing a reserved IP helps to properly calculate LTR ignore offsets. Cc: "David E. Box" Cc: Srinivas Pandruvada Signed-off-by: Rajneesh Bhardwaj --- drivers/platform/x86/intel_pmc_core.c | 2 ++ drivers/platform/x86/intel_pmc_core.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/drivers/platform/x86/intel_pmc_core.c b/drivers/platform/x86/intel_pmc_core.c index 125461ca2927..835ed6d333bf 100644 --- a/drivers/platform/x86/intel_pmc_core.c +++ b/drivers/platform/x86/intel_pmc_core.c @@ -108,6 +108,7 @@ static const struct pmc_bit_map spt_ltr_show_map[] = { {"SATA", SPT_PMC_LTR_SATA}, {"GIGABIT_ETHERNET", SPT_PMC_LTR_GBE}, {"XHCI", SPT_PMC_LTR_XHCI}, + {"Reserved", SPT_PMC_LTR_RESERVED}, {"ME", SPT_PMC_LTR_ME}, /* EVA is Enterprise Value Add, doesn't really exist on PCH */ {"EVA", SPT_PMC_LTR_EVA}, @@ -276,6 +277,7 @@ static const struct pmc_bit_map cnp_ltr_show_map[] = { {"SATA", CNP_PMC_LTR_SATA}, {"GIGABIT_ETHERNET", CNP_PMC_LTR_GBE}, {"XHCI", CNP_PMC_LTR_XHCI}, + {"Reserved", CNP_PMC_LTR_RESERVED}, {"ME", CNP_PMC_LTR_ME}, /* EVA is Enterprise Value Add, doesn't really exist on PCH */ {"EVA", CNP_PMC_LTR_EVA}, diff --git a/drivers/platform/x86/intel_pmc_core.h b/drivers/platform/x86/intel_pmc_core.h index 1a0104d2cbf0..0680ca397b57 100644 --- a/drivers/platform/x86/intel_pmc_core.h +++ b/drivers/platform/x86/intel_pmc_core.h @@ -46,6 +46,7 @@ #define SPT_PMC_LTR_SATA 0x368 #define SPT_PMC_LTR_GBE 0x36C #define SPT_PMC_LTR_XHCI 0x370 +#define SPT_PMC_LTR_RESERVED 0x374 #define SPT_PMC_LTR_ME 0x378 #define SPT_PMC_LTR_EVA 0x37C #define SPT_PMC_LTR_SPC 0x380 @@ -156,6 +157,7 @@ enum ppfear_regs { #define CNP_PMC_LTR_SATA 0x1B68 #define CNP_PMC_LTR_GBE 0x1B6C #define CNP_PMC_LTR_XHCI 0x1B70 +#define CNP_PMC_LTR_RESERVED 0x1B74 #define CNP_PMC_LTR_ME 0x1B78 #define CNP_PMC_LTR_EVA 0x1B7C #define CNP_PMC_LTR_SPC 0x1B80 -- 2.17.1