Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Anson Huang <anson.huang@nxp.com>
To:     "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>,
        "s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
        "kernel@pengutronix.de" <kernel@pengutronix.de>,
        "festevam@gmail.com" <festevam@gmail.com>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "sboyd@kernel.org" <sboyd@kernel.org>,
        Aisheng Dong <aisheng.dong@nxp.com>,
        Daniel Baluta <daniel.baluta@nxp.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        "viresh.kumar@linaro.org" <viresh.kumar@linaro.org>
CC:     dl-linux-imx <linux-imx@nxp.com>
Subject: [PATCH V5 1/2] arm64: dts: freescale: imx8qxp: add cpu opp table
Thread-Topic: [PATCH V5 1/2] arm64: dts: freescale: imx8qxp: add cpu opp table
Thread-Index: AQHUxDuuhaCLw8pC3kmWnqf7p/Ku5w==
Date:   Thu, 14 Feb 2019 08:02:51 +0000
Message-ID: <1550131046-2069-1-git-send-email-Anson.Huang@nxp.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [119.31.174.66]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 72e178b7-29c1-4bb5-588c-08d69252d0c5
x-ms-office365-filtering-ht: Tenant
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600110)(711020)(4605077)(4618075)(2017052603328)(7153060)(7193020);SRVR:DB3PR0402MB3881;
x-ms-traffictypediagnostic: DB3PR0402MB3881:
x-microsoft-exchange-diagnostics: =?iso-8859-1?Q?1;DB3PR0402MB3881;23:yflqBq1HmDbSsIogpCi0plDHEhoJ+Uoc3mOvP?=
 =?iso-8859-1?Q?uQot1KnrMECvJ+b3lX8qaGjyB0CU9pq6bwB4xvkcVmLC2dRmM/gLCQrt84?=
 =?iso-8859-1?Q?4HpGzRD+6tzKyxmQ54OKXj22sNP3EYO2cd6Th7ok6GWHSIbS0bLb03rEEh?=
 =?iso-8859-1?Q?HD8yOKV4plSdj0oXE29fNvEcYYR2i6Quonxehdi3j7Sz+6qEM6EUtUjnVW?=
 =?iso-8859-1?Q?aDcTWgIMlZHlJ3iHOIpmDH1IH+D99iIfUCsZimt+bGLHILzfy8f2HpG5S/?=
 =?iso-8859-1?Q?VofFsdm9Jc1uXflXwKrj6sdpzSaVc0wlxyESBxwD9C7W08zVej0RpNSpOF?=
 =?iso-8859-1?Q?cV7XXtwU69LKrTYaFmfwPDnZmhjgfK8v0rURJWFhxnbftX5yN8paXVR9Ar?=
 =?iso-8859-1?Q?pIHs0xeRfG7Im93a9og12sOjHUkl2bvR5z4mlniXADhv6fQLPxXiTzmacc?=
 =?iso-8859-1?Q?NO8Um2xqpEG6C6d//+wJ+9oT5Jzd+9FTN3C048FrcPUsnlTXBzpjDlg71m?=
 =?iso-8859-1?Q?nY61EdO7OzUNNmfKZOSNlkbNLDaPfMvWw3SU/I67RxS6Ay+MRr4LuYNGAi?=
 =?iso-8859-1?Q?kEh2JNzXs3LpOClWGCLkGM3qZ15Ve6ezWew08B0WPCOFCc3WuAYIH9LIAb?=
 =?iso-8859-1?Q?7DALCLND5IWXYTRxckMGJiv8J3e2aPANfpzeSa3TgGXxfgQUB4uAwAyWZb?=
 =?iso-8859-1?Q?wheraDba+rmTDRGLZKWFjnJdxjSIoUaGZGpFuFIfxgWQ2fPE9kzzYEzamH?=
 =?iso-8859-1?Q?Mfa4U77pSAkwa4AUvxjceE24XZg9MVfeBNafMZ9UYvSgH6prPJIdHL1BAM?=
 =?iso-8859-1?Q?Xf+WB88ohK6Gv8NjbSnKHU71AwdfdUmIHwH2UU2KpkZAWnSpnFyqTVp7vQ?=
 =?iso-8859-1?Q?iEMbrjJldDjF8qs/UQyEkLA6hI3Tqc9kL2r890qxSh5iU0o5/WlZDaOoML?=
 =?iso-8859-1?Q?bv0tBhkqH06mELbBrg1VKi0EL7aCl13cYpTChHoF8LBK1cbKCHMGOIfDv7?=
 =?iso-8859-1?Q?A2tYRDMk/9R8GcMEMzOJe7JzzzJFVJPEoi1NUYWkhkXxc8Coxn1yQt0hSY?=
 =?iso-8859-1?Q?hz9QCMjYJ0+6z7EmzEtD/ztOZEhocphyNeywQalAvIs/+xthQ86nF7xBYn?=
 =?iso-8859-1?Q?1CY/J8PlZJ/WzGF3hxdXv3qmyg18v4OUZR4YlkXw6mHHsXiwy+JuZt6J4V?=
 =?iso-8859-1?Q?Kgdm0H3Ax4YAS+doPbqYGRKTt2BDzQRow0g/r/B1txyjhGj6UXdPwFfUX6?=
 =?iso-8859-1?Q?frQ1CdMlxIQKefvkUUo?=
x-microsoft-antispam-prvs: <DB3PR0402MB388195045F2AA1120DE6A20BF5670@DB3PR0402MB3881.eurprd04.prod.outlook.com>
x-forefront-prvs: 09480768F8
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(396003)(366004)(39860400002)(376002)(346002)(136003)(199004)(189003)(25786009)(2201001)(50226002)(71200400001)(71190400001)(81166006)(3846002)(305945005)(97736004)(68736007)(105586002)(106356001)(6116002)(86362001)(8936002)(486006)(4326008)(81156014)(2616005)(7416002)(8676002)(476003)(36756003)(6512007)(99286004)(2501003)(52116002)(14444005)(256004)(53936002)(2906002)(478600001)(186003)(7736002)(386003)(6506007)(26005)(102836004)(6486002)(14454004)(6436002)(110136005)(316002)(66066001)(32563001)(921003)(1121003);DIR:OUT;SFP:1101;SCL:1;SRVR:DB3PR0402MB3881;H:DB3PR0402MB3916.eurprd04.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: nxp.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: DLKUjKYdBZht/rZ8eiX9W27q2xs0nE3+Ef8OH+GZCpb7yuYssp8MLNKiZsc7HjwksabR+aduIreEMWtAN1CiLbdQZdeOas1knFeHFRI8uaCBDpjuMU4SSVTkE/Ozuw7KHKEJBFmX/cB4FQgkNjx3dMpJf4GyWZYs+2O2yScc22yzMkzDxpiWZjplpV4WZZuvaPNKmPieDZPYMl6tnsQgzrwjfYEzPh2VTTs3mBOpLLQOf8L6SYOH+4J8a5mGXh1NF/AMHMsIhLw765FUrT3/M/u6j+Uv0lRKqN/El0F8NdJFoNAvV7NOxNTgeN1d0jj6Z5MKl6mLZykjvZCEtOZ8TS7l9v/hb5G+mjI2XW5kNpxE/OcAQDvM1d0TsTCD1iPz2dnvS7St0877zwjlJafhbPP/4cveIVAkcsuDQo+CBtk=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 72e178b7-29c1-4bb5-588c-08d69252d0c5
X-MS-Exchange-CrossTenant-originalarrivaltime: 14 Feb 2019 08:02:45.7456
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0402MB3881
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add i.MX8QXP CPU opp table to support cpufreq.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
---
Changes since V4:
	- remove redundant clock-latency property in A35_0;
	- add #cooling-cells for all A35 core.
---
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 27 ++++++++++++++++++++++++++=
+
 1 file changed, 27 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/d=
ts/freescale/imx8qxp.dtsi
index 4021f25..fad1259 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -34,6 +34,9 @@
 			reg =3D <0x0 0x0>;
 			enable-method =3D "psci";
 			next-level-cache =3D <&A35_L2>;
+			clocks =3D <&clk IMX_A35_CLK>;
+			operating-points-v2 =3D <&a35_0_opp_table>;
+			#cooling-cells =3D <2>;
 		};
=20
 		A35_1: cpu@1 {
@@ -42,6 +45,8 @@
 			reg =3D <0x0 0x1>;
 			enable-method =3D "psci";
 			next-level-cache =3D <&A35_L2>;
+			operating-points-v2 =3D <&a35_0_opp_table>;
+			#cooling-cells =3D <2>;
 		};
=20
 		A35_2: cpu@2 {
@@ -50,6 +55,8 @@
 			reg =3D <0x0 0x2>;
 			enable-method =3D "psci";
 			next-level-cache =3D <&A35_L2>;
+			operating-points-v2 =3D <&a35_0_opp_table>;
+			#cooling-cells =3D <2>;
 		};
=20
 		A35_3: cpu@3 {
@@ -58,6 +65,8 @@
 			reg =3D <0x0 0x3>;
 			enable-method =3D "psci";
 			next-level-cache =3D <&A35_L2>;
+			operating-points-v2 =3D <&a35_0_opp_table>;
+			#cooling-cells =3D <2>;
 		};
=20
 		A35_L2: l2-cache0 {
@@ -65,6 +74,24 @@
 		};
 	};
=20
+	a35_0_opp_table: opp-table {
+		compatible =3D "operating-points-v2";
+		opp-shared;
+
+		opp-900000000 {
+			opp-hz =3D /bits/ 64 <900000000>;
+			opp-microvolt =3D <1000000>;
+			clock-latency-ns =3D <150000>;
+		};
+
+		opp-1200000000 {
+			opp-hz =3D /bits/ 64 <1200000000>;
+			opp-microvolt =3D <1100000>;
+			clock-latency-ns =3D <150000>;
+			opp-suspend;
+		};
+	};
+
 	gic: interrupt-controller@51a00000 {
 		compatible =3D "arm,gic-v3";
 		reg =3D <0x0 0x51a00000 0 0x10000>, /* GIC Dist */
--=20
2.7.4