Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Anson Huang <anson.huang@nxp.com>
To:     "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>,
        "s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
        "kernel@pengutronix.de" <kernel@pengutronix.de>,
        "festevam@gmail.com" <festevam@gmail.com>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "sboyd@kernel.org" <sboyd@kernel.org>,
        Aisheng Dong <aisheng.dong@nxp.com>,
        Daniel Baluta <daniel.baluta@nxp.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        "viresh.kumar@linaro.org" <viresh.kumar@linaro.org>
CC:     dl-linux-imx <linux-imx@nxp.com>
Subject: [PATCH V5 2/2] clk: imx: scu: add cpu frequency scaling support
Thread-Topic: [PATCH V5 2/2] clk: imx: scu: add cpu frequency scaling support
Thread-Index: AQHUxDux5f/s1cajP0OvNkXWzkj5Ow==
Date:   Thu, 14 Feb 2019 08:02:56 +0000
Message-ID: <1550131046-2069-2-git-send-email-Anson.Huang@nxp.com>
References: <1550131046-2069-1-git-send-email-Anson.Huang@nxp.com>
In-Reply-To: <1550131046-2069-1-git-send-email-Anson.Huang@nxp.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [119.31.174.66]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 4f534ec4-9aa3-4c83-3f8b-08d69252d422
x-ms-office365-filtering-ht: Tenant
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600110)(711020)(4605077)(4618075)(2017052603328)(7153060)(7193020);SRVR:DB3PR0402MB3881;
x-ms-traffictypediagnostic: DB3PR0402MB3881:
x-microsoft-exchange-diagnostics: =?iso-8859-1?Q?1;DB3PR0402MB3881;23:k4588Nj5dy0EHX9hyIG78zxFGfhFG9vAoDP7T?=
 =?iso-8859-1?Q?iDpSvocXOjHs8yJCbyodw10ewywJ6CD3pT5HsIFrv+OnxzdFAwH5qaHGxG?=
 =?iso-8859-1?Q?PXr12+8ox890s5kCH+t+tIrt7/xdJ6nSApGp1i23nRTJ3GfLtV4ojZUPT5?=
 =?iso-8859-1?Q?usMx5cjJmDXjOjSN7Ha6g6B5veZnwMyimYVZ29hwD6bktmYbEyl7LgZBi3?=
 =?iso-8859-1?Q?6aJ58S2GYKQ2mlHxbhz8SsrjmEOfTcZyI6vYv88AX/0VEC8l06KfXoMUyO?=
 =?iso-8859-1?Q?/Of6xshdM8KLc0ZJrHrHN8uR17Dd+W6iVC3ZGqqEfF9qn39yVHmk11xZTy?=
 =?iso-8859-1?Q?DFjXkw02yByEkomYyqlDHr3hqKCt0kaXAFqUTqorMd0cyRhew+RUddogX6?=
 =?iso-8859-1?Q?/QARfxTn4UmvXQvaQj8jcqNVwViXeANVUsvCKNQA2zTokgdT+WDanouiZ+?=
 =?iso-8859-1?Q?P4pEr/yKcRfGEkHT6fBqTmRJg44jD1I//ngrg1EuJENb/uLFMANhpRYFRz?=
 =?iso-8859-1?Q?gyPcRJfYocV+74eXoTsdahx1p9RUTDZEAlY+YfOZ2tYxFSKg/cpuyMDlWT?=
 =?iso-8859-1?Q?Jq8i35Ivtw+5DYnD2+UfI60snBPM1nKz7BuncA6dNCAIqy2KIrZsSr+BWM?=
 =?iso-8859-1?Q?E9Q/lgikWQDdeqGCr+vcKyKjsfBPxhtNuc2i02RyHEQIxfD6wmF8ZEEVzS?=
 =?iso-8859-1?Q?ZbfQhjkKQWjqIZNiD/sp2cucxi1c3qzZ40sSmCMkroDOTWz+3jABE26zCi?=
 =?iso-8859-1?Q?lzFLM1vPsnOzW0fmboGEFqnDICPOKLKqIJId8ISm3Mq+Y1SOGpeUR5necA?=
 =?iso-8859-1?Q?Dlg50dJtW9aGG8hKQ/tKiuY1vvtdmk8BBOq06gg/6GxhZo2F6u7BLRrZR3?=
 =?iso-8859-1?Q?2VYqG9glPfFUvCbRGa0d7WtimvnaSAPNXcFbKZNYPOldCWTv4igNivpkdp?=
 =?iso-8859-1?Q?E4QtJtRjFUe9hvIYC8VQEV+FDr0ch9SFWISmhDgJT/uepnO1gYprulxDTC?=
 =?iso-8859-1?Q?WiaYLd0uYGk5Ur+UIjxYEx2HptttSbqF2RpFERxvh8w5gxq9rR5iakoOsD?=
 =?iso-8859-1?Q?9xHCK/svoazSpjoW/b9fPjTEVjwzUzmS9LXSlp5GekXZHdAS3ZWEBk4D6T?=
 =?iso-8859-1?Q?kugloNqhias2hvX8VudYooXLP1NYleARzkbbo5iGKW4bx5b6IYvSAZOJYY?=
 =?iso-8859-1?Q?KHs4MNpur1wYIcxE3JHnwnuAFOiigP4iS+o1zvZaGjerauylVS8qsGEu2C?=
 =?iso-8859-1?Q?a13Vv828utyMso3GC8odK/Nf+5x0ee240LjifAQYU4LLmMCilPbL/cFauV?=
 =?iso-8859-1?Q?fZpc=3D?=
x-microsoft-antispam-prvs: <DB3PR0402MB388164147CE34D79B4BF9732F5670@DB3PR0402MB3881.eurprd04.prod.outlook.com>
x-forefront-prvs: 09480768F8
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(396003)(366004)(39860400002)(376002)(346002)(136003)(199004)(189003)(25786009)(2201001)(50226002)(11346002)(71200400001)(446003)(71190400001)(81166006)(3846002)(305945005)(97736004)(68736007)(105586002)(106356001)(6116002)(86362001)(8936002)(486006)(4326008)(81156014)(2616005)(7416002)(8676002)(476003)(36756003)(6512007)(99286004)(2501003)(52116002)(14444005)(256004)(53936002)(2906002)(478600001)(186003)(7736002)(386003)(76176011)(6506007)(26005)(102836004)(6486002)(14454004)(6436002)(110136005)(316002)(66066001)(921003)(1121003);DIR:OUT;SFP:1101;SCL:1;SRVR:DB3PR0402MB3881;H:DB3PR0402MB3916.eurprd04.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: nxp.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: lcc6BRFyejV8UqT4woGHf/gSJKkStaNhe2ge7jrYZNB2zTzCcOLp+xbwQRYJ8N3fY2RBK0AkQb+Sta0T82uRf+Jlo/bpMVlghD5KYFl/MSXscE+dPbJMuiA2c7YMNC3c9/3LygUH6ehWFQtO4XR44mLAttQ6Yd60R3BqzqwYBZr1zTW2nCu1B7u8scxClZJKZA+5jrmUyDZU1nawctYgvBOk761kfKb+Vqi1xy5qBqOsJ6juTJ5312ytI67VBfxi6mlkH6ezLl3jhH/Tnf2U0C/Ip6jTDWwErx+uH9EEFPsEeMDdfVLtK8fMDPgLR39hY82WcS48NiY6fFbONfoHmcrtPp1stQzAv5Wbsvmi4MdVOFhrFBqivUO9CdIfho2EvA0QPblaHr5urS341ui4MQOoNAn/XK/UAd3ae5jY8U8=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4f534ec4-9aa3-4c83-3f8b-08d69252d422
X-MS-Exchange-CrossTenant-originalarrivaltime: 14 Feb 2019 08:02:51.4466
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0402MB3881
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On NXP's i.MX SoCs with system controller inside, CPU frequency
scaling can ONLY be done by system controller firmware, and it
can ONLY be requested from secure mode, so Linux kernel has to
call ARM SMC to trap to ARM-Trusted-Firmware to request system
controller firmware to do CPU frequency scaling.

This patch adds i.MX system controller CPU frequency scaling support,
it reuses cpufreq-dt driver and implement the CPU frequency scaling
inside SCU clock driver.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
---
No changes since V4.
---
 drivers/clk/imx/clk-scu.c | 35 ++++++++++++++++++++++++++++++++++-
 1 file changed, 34 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/imx/clk-scu.c b/drivers/clk/imx/clk-scu.c
index 7ccf7ed..c234a6e 100644
--- a/drivers/clk/imx/clk-scu.c
+++ b/drivers/clk/imx/clk-scu.c
@@ -4,12 +4,17 @@
  *   Dong Aisheng <aisheng.dong@nxp.com>
  */
=20
+#include <dt-bindings/firmware/imx/rsrc.h>
+#include <linux/arm-smccc.h>
 #include <linux/clk-provider.h>
 #include <linux/err.h>
 #include <linux/slab.h>
=20
 #include "clk-scu.h"
=20
+#define IMX_SIP_CPUFREQ			0xC2000001
+#define IMX_SIP_SET_CPUFREQ		0x00
+
 static struct imx_sc_ipc *ccm_ipc_handle;
=20
 /*
@@ -145,6 +150,23 @@ static long clk_scu_round_rate(struct clk_hw *hw, unsi=
gned long rate,
 	return rate;
 }
=20
+static int clk_scu_atf_set_cpu_rate(struct clk_hw *hw, unsigned long rate,
+				    unsigned long parent_rate)
+{
+	struct clk_scu *clk =3D to_clk_scu(hw);
+	struct arm_smccc_res res;
+	unsigned long cluster_id;
+
+	if (clk->rsrc_id =3D=3D IMX_SC_R_A35)
+		cluster_id =3D 0;
+
+	/* CPU frequency scaling can ONLY be done by ARM-Trusted-Firmware */
+	arm_smccc_smc(IMX_SIP_CPUFREQ, IMX_SIP_SET_CPUFREQ,
+		      cluster_id, rate, 0, 0, 0, 0, &res);
+
+	return 0;
+}
+
 /*
  * clk_scu_set_rate - Set rate for a SCU clock
  * @hw: clock to change rate for
@@ -232,6 +254,14 @@ static const struct clk_ops clk_scu_ops =3D {
 	.unprepare =3D clk_scu_unprepare,
 };
=20
+static const struct clk_ops clk_scu_cpu_ops =3D {
+	.recalc_rate =3D clk_scu_recalc_rate,
+	.round_rate =3D clk_scu_round_rate,
+	.set_rate =3D clk_scu_atf_set_cpu_rate,
+	.prepare =3D clk_scu_prepare,
+	.unprepare =3D clk_scu_unprepare,
+};
+
 struct clk_hw *imx_clk_scu(const char *name, u32 rsrc_id, u8 clk_type)
 {
 	struct clk_init_data init;
@@ -247,7 +277,10 @@ struct clk_hw *imx_clk_scu(const char *name, u32 rsrc_=
id, u8 clk_type)
 	clk->clk_type =3D clk_type;
=20
 	init.name =3D name;
-	init.ops =3D &clk_scu_ops;
+	if (rsrc_id =3D=3D IMX_SC_R_A35)
+		init.ops =3D &clk_scu_cpu_ops;
+	else
+		init.ops =3D &clk_scu_ops;
 	init.num_parents =3D 0;
 	/*
 	 * Note on MX8, the clocks are tightly coupled with power domain
--=20
2.7.4