Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp838367imj; Fri, 15 Feb 2019 07:38:32 -0800 (PST) X-Google-Smtp-Source: AHgI3IYDdgTh3+j3Tmw55xAyZIwFDw9zvX2U48hiEZrB3L9Cpo+t84VMIkGPe8W8jMAo598DwYBk X-Received: by 2002:a17:902:b489:: with SMTP id y9mr10970273plr.193.1550245112780; Fri, 15 Feb 2019 07:38:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550245112; cv=none; d=google.com; s=arc-20160816; b=E71WIN/+lay0HB3xmDRACxZGltrgmtYmZf4N81QjjZP9somU5yv6aTd3Jrjvcx58lx 0BUnph2PVn0kbhCmN8JWz8c8szh7LTOTSPmqfI37xgHqZooC7UlpW0cUOIBEwFLmmZhf E+YhUDYHxUNu9B+YWNR/3rKZo3VI70DubYFwTp7nS57CM6huPQUhSnKPTfIdWzNCoXkU 2YK0OOBCanvE7/iUGZvuBz9KcjCXORiFxv5MBUQBBKZi7myf7erm27r8jGX+wf6Hh4HU F5yB24s5Q+Jq6WO18KKQ21wVXG4S6qfBfJQ9Iqsn4fiJnDDQcSBCuPMxr9/4knkN/KeJ elZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=7k0v4tfC+DXhjUS8YQbH04s2A2XGWAwcw6sIrnS+seM=; b=QbdcpdmeCIXLq96hu/PkY/NCSujoIYYP4hN5vgjdw9gSb3F+pDCKi97qfN1lakfQhB m/nL4u6c4rq9eg872+tbTx4RKKE6AkYhoClgK0UuczEBO8qF2Ev2xAZsbC6bgeMKh0Ug crnsjW9iCcF/tJc4t2uDuftYC5FMrRJvX7RQNw9+/iRvCfkPi2NKZ8YfzxkvWmO/HUtO aLzAtQZ45NSQMFTE/Y2/BcBo4t52p2Kakj5uoVqdUoWm8DJGNlDkV0sgywETbLxWfWfo +GudH2AxNP4z6mSvpSYACCgA/2kIQYQEqK/8Ws01g9AZIZ6ZzSRAJqNRFR9bS6LGdBMA LSnQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 72si3068998plb.224.2019.02.15.07.38.17; Fri, 15 Feb 2019 07:38:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404152AbfBOIeC (ORCPT + 99 others); Fri, 15 Feb 2019 03:34:02 -0500 Received: from relay10.mail.gandi.net ([217.70.178.230]:37839 "EHLO relay10.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730194AbfBOIeB (ORCPT ); Fri, 15 Feb 2019 03:34:01 -0500 Received: from mc-bl-xps13.lan (aaubervilliers-681-1-89-68.w90-88.abo.wanadoo.fr [90.88.30.68]) (Authenticated sender: maxime.chevallier@bootlin.com) by relay10.mail.gandi.net (Postfix) with ESMTPSA id E6D3C240009; Fri, 15 Feb 2019 08:33:57 +0000 (UTC) From: Maxime Chevallier To: davem@davemloft.net Cc: Maxime Chevallier , netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Andrew Lunn , Florian Fainelli , Heiner Kallweit , Russell King , linux-arm-kernel@lists.infradead.org, Antoine Tenart , thomas.petazzoni@bootlin.com, gregory.clement@bootlin.com, miquel.raynal@bootlin.com Subject: [PATCH net-next] net: phy: marvell10g: Don't explicitly set Pause and Asym_Pause Date: Fri, 15 Feb 2019 09:33:47 +0100 Message-Id: <20190215083347.5886-1-maxime.chevallier@bootlin.com> X-Mailer: git-send-email 2.19.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The PHY core expects PHY drivers not to set Pause and Asym_Pause bits, unless the driver only wants to specify one of them due to HW limitation. In the case of the Marvell10g driver, we don't need to set them. Signed-off-by: Maxime Chevallier Suggested-by: Andrew Lunn --- drivers/net/phy/marvell10g.c | 3 --- 1 file changed, 3 deletions(-) diff --git a/drivers/net/phy/marvell10g.c b/drivers/net/phy/marvell10g.c index 496805c0ddfe..c04fe5a75129 100644 --- a/drivers/net/phy/marvell10g.c +++ b/drivers/net/phy/marvell10g.c @@ -242,9 +242,6 @@ static int mv3310_config_init(struct phy_device *phydev) phydev->interface != PHY_INTERFACE_MODE_10GKR) return -ENODEV; - __set_bit(ETHTOOL_LINK_MODE_Pause_BIT, phydev->supported); - __set_bit(ETHTOOL_LINK_MODE_Asym_Pause_BIT, phydev->supported); - if (phydev->c45_ids.devices_in_package & MDIO_DEVS_AN) { val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_STAT1); if (val < 0) -- 2.19.2