Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp391178imj; Sat, 16 Feb 2019 02:44:07 -0800 (PST) X-Google-Smtp-Source: AHgI3IYs/SyJJkefq3dLAhUrCBDuQQwxRiF0Aa7e2eeHSV99HwYRycADoL2w56ctbHz+UItPsB7W X-Received: by 2002:a63:f84d:: with SMTP id v13mr2491723pgj.384.1550313847042; Sat, 16 Feb 2019 02:44:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550313847; cv=none; d=google.com; s=arc-20160816; b=cdEUAaxJ6G9UCOIxTxkTJaB9mer4G6jJfEvQcU+rLwpFNWwLy2JyAoEIXw2U384fVa fPc94LgSBGHXSTDdXSofDrLbAJvIG1n5E2VvGJYmb2E9R/x0WU9HGqvZrHuca0VYqwZA OZBqybsYNAI+WFFNBBZGzst40ciuoOo0LeKlh2r0x4FP/by38pzKfUhH+aBnjOLMHX9X HYwqdjNjwTeLnyQPMUin4Ym0m62j5rLT8Ocn1KSEOtG/ZRidHV3rGRXSBAzeoXPx9Hn1 tK1OGrm8L/QCTUHOW7gpikYiKUcjy8p0A+Y9xalWOaptcmPGZqMw0XhDQK08cXvVjScR ujqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=ri6mOkmvnBM0Ul83HKA3eS1/DP2iHYkFNApn9s0T9eA=; b=PJDTRRrnwkD+/KFxMBlfP9YuFMacIFZ+3JfQvumWa5vgjq823mtl8YIcyrKePbli+9 FSxNk8uxTyx9wBaXJqHHASpZGV/cG5Ys2L3Lva+jFwnQ2mFFoQtJJg1M8xiPwjUyzYcW Kh3FzL0Iy8kFqCBY8tFGco2MpYJDLH7GF1nbYq6DBD9WlHjPGnPECrcwy9kXCW+uJsyG fc1KKzrA4KGc6vuzSPPm5WRceZauXjFRhDJRB3QVUJQyfMxBSc9NJ/SZKPfLrWUavxrr 7Hv1qvwOoS40vyrZiWwFrgcwalWdl+a3dD7nPw/TZtfCPgwbcJVZN8UNchifhJ5KWkVh 4rwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IXS0fpTO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m5si3757969pfm.149.2019.02.16.02.43.50; Sat, 16 Feb 2019 02:44:07 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IXS0fpTO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727501AbfBPDhi (ORCPT + 99 others); Fri, 15 Feb 2019 22:37:38 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:51710 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726263AbfBPDhi (ORCPT ); Fri, 15 Feb 2019 22:37:38 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id x1G3bJfc064879; Fri, 15 Feb 2019 21:37:19 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1550288239; bh=ri6mOkmvnBM0Ul83HKA3eS1/DP2iHYkFNApn9s0T9eA=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=IXS0fpTOUexnAoc/+0MY6HoQmiVD1W52ew5FuZKDRXn87u6GkPCPzCcYiafUTmtKz mvxA6yCGCuPkaFUXUCA7xovGGOAreB7evKAu9A5lT/sXAHsUqBQEPs5TNhjxVTkDAE HC/gku8BYSsLvkhQNFmWLDx+ia6jaJBuS5GXEbtc= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x1G3bJNR085478 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 15 Feb 2019 21:37:19 -0600 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Fri, 15 Feb 2019 21:37:19 -0600 Received: from dlep33.itg.ti.com (157.170.170.75) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Fri, 15 Feb 2019 21:37:19 -0600 Received: from [172.22.218.182] (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id x1G3bDcn024612; Fri, 15 Feb 2019 21:37:14 -0600 Subject: Re: [PATCH v5 00/10] Add support for TISCI irqchip drivers To: , Tony Lindgren , Nishanth Menon , Santosh Shilimkar , Rob Herring , , CC: Linux ARM Mailing List , , Device Tree Mailing List , Sekhar Nori , Tero Kristo , Peter Ujfalusi References: <20190212074237.2875-1-lokeshvutla@ti.com> From: Lokesh Vutla Message-ID: Date: Sat, 16 Feb 2019 09:07:12 +0530 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.5.0 MIME-Version: 1.0 In-Reply-To: <20190212074237.2875-1-lokeshvutla@ti.com> Content-Type: text/plain; charset="windows-1252" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Marc, On 2/12/2019 1:12 PM, Lokesh Vutla wrote: > TI AM65x SoC based on K3 architecture introduced support for Events > which are message based interrupts with minimal latency. These events > are not compatible with regular interrupts and are valid only through > an event transport lane. An Interrupt Aggregator(INTA) is introduced > to convert these events to interrupts. INTA can also group 64 events > into a single interrupt. Now the SoC has many peripherals and a large > number of event sources (time sync or DMA), the use of events is > completely dependent on a user's specific application, which drives a > need for maximum flexibility in which event sources are used in the > system. It is also completely up to software control as to how the > events are serviced. > > Because of the huge flexibility there are certain standard peripherals > (like GPIO etc)where all interrupts cannot be directly corrected to host > interrupt controller. For this purpose, Interrupt Router(INTR) is > introduced in the SoC. INTR just does a classic interrupt redirection. > > So the SoC has 3 types of interrupt controllers: > - GIC500 > - Interrupt Router > - Interrupt Aggregator > > Below is a diagrammatic view of how SoC integration of these interrupt > controllers:(https://pastebin.ubuntu.com/p/9ngV3jdGj2/) > > Device Index-x Device Index-y > | | > | | > .... > \ / > \ / > \ (global events) / > +---------------------------+ +---------+ > | | | | > | INTA | | GPIO | > | | | | > +---------------------------+ +---------+ > | (vint) | > | | > \|/ | > +---------------------------+ | > | |<-------+ > | INTR | > | | > +---------------------------+ > | > | > \|/ (gic irq) > +---------------------------+ > | | > | GIC | > | | > +---------------------------+ > > While at it, TISCI abstracts the handling of all above IRQ routes where > interrupt sources are not directly connected to host interrupt controller. > That would be configuration of Interrupt Aggregator and Interrupt Router. > > This series adds support for: > - TISCI commands needed for IRQ configuration > - Interrupt Router(INTR) and Interrupt Aggregator(INTA) drivers Sorry to bother you again. Any chance you can take a quick look at the series? Thanks and regards, Lokesh