Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp1248148imj; Sun, 17 Feb 2019 01:16:26 -0800 (PST) X-Google-Smtp-Source: AHgI3IaJ6msIq5wUnQB5KT2XmL+0VN88hDDpbez6ExiBceEd0YEUUuGJwYBh3lae9ICmwOhDrKgY X-Received: by 2002:a17:902:368:: with SMTP id 95mr19198535pld.139.1550394986550; Sun, 17 Feb 2019 01:16:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550394986; cv=none; d=google.com; s=arc-20160816; b=FpgqRdYWxPasN6/PS+TOLQorsx3cCCZNM1GtpKffldpStgoGZwMJqNbLY1GOWGa/OV A1J/pZ8QVg2uVY/lZO7jXBtFhVJfx3ExcCVwFxQzyPjlG5XmCywP3nZkBDupnHoZGs2Z Vwe1ZoWcfEp1gu+CMHNOYw5LVyj5vpWkOCxdn7QxH9VL5j2dbg2ZHbqSWJTOjlGXw39I nJg1CzLky/7JRKqVhJuxT3uaa2dAyOKUxLNug1hWuj1WQPy6FIYb72uBxy/VilCeLPuc 2X3mNjkbnN6ap6c6ZxvVrJKL1tNovBQnA8w3RVTovqK3pt+gQ6J0mTnZ8E8ce/HTD9xw nygQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=AwM7iwbxv1mn0axwVHyg6Q2sMYfe2HGf49UDg7UUndQ=; b=fHVspXjYw776BpRzSRdRUY3FR6gdOGwZyPUTnw+dSuaMK4gOpaE8ApSIDEqb8SRVTQ rZQhQL47RK7ZmXbuoZOtGJRsfzMrFiGfCrphp1yx7zmWXdwvRYHdgBuC2L4YnNVXlfpP YYjPRQEeq3Y1CP1ofuuptVQO5qR+UsV8l2F7kaBLxfeb4m8gSngDnp25ESLHnYD0d84+ +A4227HkQqBl5qbsZIx7WaS9lDi/6ACofoPOY7PPuHRtzUgVZ58macF3fbOL6orF7dXL v+p5+EkMETY5PbEuTLVG0EYnBRge/V+HnrKMzRrcMRbztinggHxTJ0/lxWaGB3qEoFzK pjGw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d14si9589091pgi.158.2019.02.17.01.16.10; Sun, 17 Feb 2019 01:16:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727742AbfBQJJT (ORCPT + 99 others); Sun, 17 Feb 2019 04:09:19 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:3558 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727682AbfBQJJQ (ORCPT ); Sun, 17 Feb 2019 04:09:16 -0500 X-UUID: 9087be6e3e984bd1b4bacdfd5587ba95-20190217 X-UUID: 9087be6e3e984bd1b4bacdfd5587ba95-20190217 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 545097259; Sun, 17 Feb 2019 17:09:09 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs03n2.mediatek.inc (172.21.101.182) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Sun, 17 Feb 2019 17:09:03 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Sun, 17 Feb 2019 17:09:02 +0800 From: Yong Wu To: Joerg Roedel , Matthias Brugger , Robin Murphy , Rob Herring CC: Evan Green , Tomasz Figa , Will Deacon , , , , , , , , , , Nicolas Boichat , , Matthias Kaehlcke Subject: [PATCH v6 16/22] memory: mtk-smi: Add bus_sel for mt8183 Date: Sun, 17 Feb 2019 17:04:54 +0800 Message-ID: <1550394300-17420-17-git-send-email-yong.wu@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1550394300-17420-1-git-send-email-yong.wu@mediatek.com> References: <1550394300-17420-1-git-send-email-yong.wu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 3809A0B3FBF2460047979D43386B31E7E4C916FDAB1F58F506FB898D91E94B932000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There are 2 mmu cells in a M4U HW. we could adjust some larbs entering mmu0 or mmu1 to balance the bandwidth via the smi-common register SMI_BUS_SEL(0x220)(Each larb occupy 2 bits). In mt8183, For better performance, we switch larb1/2/5/7 to enter mmu1 while the others still keep enter mmu0. In mt8173 and mt2712, we don't get the performance issue, Keep its default value(0x0), that means all the larbs enter mmu0. Note: smi gen1(mt2701/mt7623) don't have this bus_sel. And, the base of smi-common is completely different with smi_ao_base of gen1, thus I add new variable for that. CC: Matthias Brugger Signed-off-by: Yong Wu --- drivers/memory/mtk-smi.c | 22 ++++++++++++++++++++-- 1 file changed, 20 insertions(+), 2 deletions(-) diff --git a/drivers/memory/mtk-smi.c b/drivers/memory/mtk-smi.c index 9790801..08cf40d 100644 --- a/drivers/memory/mtk-smi.c +++ b/drivers/memory/mtk-smi.c @@ -49,6 +49,12 @@ #define SMI_LARB_NONSEC_CON(id) (0x380 + ((id) * 4)) #define F_MMU_EN BIT(0) +/* SMI COMMON */ +#define SMI_BUS_SEL 0x220 +#define SMI_BUS_LARB_SHIFT(larbid) ((larbid) << 1) +/* All are MMU0 defaultly. Only specialize mmu1 here. */ +#define F_MMU1_LARB(larbid) (0x1 << SMI_BUS_LARB_SHIFT(larbid)) + enum mtk_smi_gen { MTK_SMI_GEN1, MTK_SMI_GEN2 @@ -57,6 +63,7 @@ enum mtk_smi_gen { struct mtk_smi_common_plat { enum mtk_smi_gen gen; bool has_gals; + u32 bus_sel; /* Balance some larbs to enter mmu0 or mmu1 */ }; struct mtk_smi_larb_gen { @@ -72,8 +79,8 @@ struct mtk_smi { struct clk *clk_apb, *clk_smi; struct clk *clk_gals0, *clk_gals1; struct clk *clk_async; /*only needed by mt2701*/ - void __iomem *smi_ao_base; - + void __iomem *smi_ao_base; /* only for gen1 */ + void __iomem *base; /* only for gen2 */ const struct mtk_smi_common_plat *plat; }; @@ -410,6 +417,8 @@ static int __maybe_unused mtk_smi_larb_suspend(struct device *dev) static const struct mtk_smi_common_plat mtk_smi_common_mt8183 = { .gen = MTK_SMI_GEN2, .has_gals = true, + .bus_sel = F_MMU1_LARB(1) | F_MMU1_LARB(2) | F_MMU1_LARB(5) | + F_MMU1_LARB(7), }; static const struct of_device_id mtk_smi_common_of_ids[] = { @@ -482,6 +491,11 @@ static int mtk_smi_common_probe(struct platform_device *pdev) ret = clk_prepare_enable(common->clk_async); if (ret) return ret; + } else { + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + common->base = devm_ioremap_resource(dev, res); + if (IS_ERR(common->base)) + return PTR_ERR(common->base); } pm_runtime_enable(dev); platform_set_drvdata(pdev, common); @@ -497,6 +511,7 @@ static int mtk_smi_common_remove(struct platform_device *pdev) static int __maybe_unused mtk_smi_common_resume(struct device *dev) { struct mtk_smi *common = dev_get_drvdata(dev); + u32 bus_sel = common->plat->bus_sel; int ret; ret = mtk_smi_clk_enable(common); @@ -504,6 +519,9 @@ static int __maybe_unused mtk_smi_common_resume(struct device *dev) dev_err(common->dev, "Failed to enable clock(%d).\n", ret); return ret; } + + if (common->plat->gen == MTK_SMI_GEN2 && bus_sel) + writel(bus_sel, common->base + SMI_BUS_SEL); return 0; } -- 1.9.1