Received: by 2002:ac0:946b:0:0:0:0:0 with SMTP id j40csp3055292imj; Mon, 18 Feb 2019 18:41:25 -0800 (PST) X-Google-Smtp-Source: AHgI3IbwI+nUPE/nh8H+sOVkFgGfcZB17ZTjgORWLR+Nk/Qo0W/l/Etprr6a0HzDQRjgn68UQdAd X-Received: by 2002:a63:61d8:: with SMTP id v207mr21648640pgb.308.1550544085722; Mon, 18 Feb 2019 18:41:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550544085; cv=none; d=google.com; s=arc-20160816; b=auXxxdFhKkyqsSsmzvByjf7YduAciC256ishHkX2TYIhsYZsJS/EcL8Migs+7iHo2K IyB6xsBTe4hpPZAQrQyngILq+B5uyaIfbufAytXPXD96AtyrLjNWTkZrVS4i7IthZzE3 K2r/+WJjjJaFuLIOeQNTxVYlBlOygeSdjnpEK368PtJQqJrkhmPngu/ehLrT+4MHX8Fo MIIVm/uTLzmpG0sO6oteKr3M3nnp0sofo8j7sTlhtVdHXruCDL/22pFUbgT72Wye+mSW 5YMv5pz3hLTeClWSujXY8hynOirlMcGew9gm/XTyWJl3dDU++EmeCb4VsV9JGWjS/9iw tLwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=5mlPSSqyGJ1+ki6bhKtTMLb+Hp9grtcbhmUXn1cKbvw=; b=cT0wfzYMhMzIWw35IZ+cFQTy70cI/XHt31/cll+OacANxbzuvsPfsN1DzUiQhN35DL A3lzlBcp+SYqnqUCK3gnBIYVp5BE4XuJmdJEmnxRNICdtkhKjQ97SMeMMNnrpxR7L2KN tTBVSfSKAKRkPneiddHK6LOQpKmeXf7bAxEe0Li+1wvWaHL7P340QHUl6rjkLZZ2pgiM FNuECCanFxDePmXm6RI1tLB1G0D7fd0TFtKN2ExSBkA9b5c5mycKChLo1ts3EatYCKFV 6/Uz5zJZtJy6K2qTuWQIT/LGDcOFt9DTPG4lmyxgDnvZGUR97wROyzUf0IMhxkNrrq6b hz3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b="hOf0L/ZZ"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cm10si2352449plb.295.2019.02.18.18.41.10; Mon, 18 Feb 2019 18:41:25 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b="hOf0L/ZZ"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731732AbfBRWZ7 (ORCPT + 99 others); Mon, 18 Feb 2019 17:25:59 -0500 Received: from mail-pf1-f195.google.com ([209.85.210.195]:46125 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729048AbfBRWZ6 (ORCPT ); Mon, 18 Feb 2019 17:25:58 -0500 Received: by mail-pf1-f195.google.com with SMTP id g6so9205051pfh.13; Mon, 18 Feb 2019 14:25:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=5mlPSSqyGJ1+ki6bhKtTMLb+Hp9grtcbhmUXn1cKbvw=; b=hOf0L/ZZEkiuJC2vlG50i3FPFxVipbiZHO2l1gUFQSw9yAY8S8+R4EVG5JhpF0kiRp 60loLd77LWpVKmZeVqYdk76nIT93TB9yrjYBQNpKxdueeMI14qE2Epsi28Nsdw0wNP3r vKAcLeNOd+Dv4Z8eR/i/FTQgv4yH6ZgPNIq9vV/B/k+/h3TdcSvIose1PfpdAkVG0QCy d/lRyxwbAX4u2jKYeO+XUyCDLT3qKfqGVw6uwrsYmJiuO551n/yLkBNS1GenIy4wKuha s/s3/eFNvC3l3kktwRvxh50yFa/1zM2F/l4uUXW7B6iyN9ABCT0+Sm55DdoCIDcdeuyo tltQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:subject:to:cc:references:from:message-id :date:user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=5mlPSSqyGJ1+ki6bhKtTMLb+Hp9grtcbhmUXn1cKbvw=; b=Qrg+ZgtafPWYUWO/oNR6ldSnbb3Sw3DOI0OeDE0cE0bgrJBEG3z0LBgZqZQ9CClXAB 4L/I8Z4w97NavdstKotYi6Iapgi4oqdBWaNEpsxXxaaQsRMHjnsWR7MCPEP+6knf70Cs R825wBZ8wsGR5gwMwxrcxiWlLZgqwZ/3H4D63pl3q/TpocY9OBoxDvU/yhJ1HrYhrQH+ LBUyCP8PEDcPUrlv0b8cD4XgvEvTufKv/kkLoIcTuTT9GN2j4tAkyNVdtuU3dvn2vIiV WRqiZ1kPvlnYYopuLRGaILsy1LCwSo0q/uSEunvZDRaZzYhcEzciJi9+21k5/11W0XeA 5CIA== X-Gm-Message-State: AHQUAuYJNodgy1K5xzy/xPr7MBLMYqa6V4uwHVumaqZC1JPgRhu+0+xH 96bPQ24BkH1h6tqxgcaCZCg= X-Received: by 2002:a63:1cd:: with SMTP id 196mr21026683pgb.58.1550528757376; Mon, 18 Feb 2019 14:25:57 -0800 (PST) Received: from server.roeck-us.net ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c]) by smtp.gmail.com with ESMTPSA id y20sm25702063pfd.161.2019.02.18.14.25.55 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 18 Feb 2019 14:25:56 -0800 (PST) Subject: Re: [PATCH RESEND V2 2/4] watchdog: imx_sc: Add i.MX system controller watchdog support To: Anson Huang , "robh+dt@kernel.org" , "mark.rutland@arm.com" , "shawnguo@kernel.org" , "s.hauer@pengutronix.de" , "kernel@pengutronix.de" , "festevam@gmail.com" , "catalin.marinas@arm.com" , "will.deacon@arm.com" , "wim@linux-watchdog.org" , Aisheng Dong , "ulf.hansson@linaro.org" , Daniel Baluta , Andy Gross , "horms+renesas@verge.net.au" , "heiko@sntech.de" , "arnd@arndb.de" , "bjorn.andersson@linaro.org" , "jagan@amarulasolutions.com" , "enric.balletbo@collabora.com" , "marc.w.gonzalez@free.fr" , "olof@lixom.net" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-watchdog@vger.kernel.org" Cc: dl-linux-imx References: <1550472539-16590-1-git-send-email-Anson.Huang@nxp.com> <1550472539-16590-3-git-send-email-Anson.Huang@nxp.com> From: Guenter Roeck Message-ID: Date: Mon, 18 Feb 2019 14:25:54 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.4.0 MIME-Version: 1.0 In-Reply-To: <1550472539-16590-3-git-send-email-Anson.Huang@nxp.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2/17/19 10:53 PM, Anson Huang wrote: > i.MX8QXP is an ARMv8 SoC which has a Cortex-M4 system controller > inside, the system controller is in charge of controlling power, > clock and watchdog etc.. > > This patch adds i.MX system controller watchdog driver support, > watchdog operation needs to be done in secure EL3 mode via > ARM-Trusted-Firmware, using SMC call, CPU will trap into > ARM-Trusted-Firmware and then it will request system controller > to do watchdog operation via IPC. > > Signed-off-by: Anson Huang Reviewed-by: Guenter Roeck > --- > Changes since V1: > - use watchdog_active() instead of comparing watchdog status directly; > - use devm_kzalloc instead of using static variable; > - remove unnecessary wdog set driver data in .probe; > - use watchdog_stop_on_unregister() instead of .remove callback; > - use watchdog_stop_on_reboot() instead of .shutdown callback; > - use SIMPLE_DEV_PM_OPS() to simply the PM code. > --- > drivers/watchdog/Kconfig | 13 +++ > drivers/watchdog/Makefile | 1 + > drivers/watchdog/imx_sc_wdt.c | 185 ++++++++++++++++++++++++++++++++++++++++++ > 3 files changed, 199 insertions(+) > create mode 100644 drivers/watchdog/imx_sc_wdt.c > > diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig > index 65c3c42..5c5b8ba 100644 > --- a/drivers/watchdog/Kconfig > +++ b/drivers/watchdog/Kconfig > @@ -625,6 +625,19 @@ config IMX2_WDT > To compile this driver as a module, choose M here: the > module will be called imx2_wdt. > > +config IMX_SC_WDT > + tristate "IMX SC Watchdog" > + depends on ARCH_MXC || COMPILE_TEST > + select WATCHDOG_CORE > + help > + This is the driver for the system controller watchdog > + on the NXP i.MX SoCs with system controller inside. > + If you have one of these processors and wish to have > + watchdog support enabled, say Y, otherwise say N. > + > + To compile this driver as a module, choose M here: the > + module will be called imx_sc_wdt. > + > config UX500_WATCHDOG > tristate "ST-Ericsson Ux500 watchdog" > depends on MFD_DB8500_PRCMU > diff --git a/drivers/watchdog/Makefile b/drivers/watchdog/Makefile > index 4e78a8c..0c9da63 100644 > --- a/drivers/watchdog/Makefile > +++ b/drivers/watchdog/Makefile > @@ -68,6 +68,7 @@ obj-$(CONFIG_NUC900_WATCHDOG) += nuc900_wdt.o > obj-$(CONFIG_TS4800_WATCHDOG) += ts4800_wdt.o > obj-$(CONFIG_TS72XX_WATCHDOG) += ts72xx_wdt.o > obj-$(CONFIG_IMX2_WDT) += imx2_wdt.o > +obj-$(CONFIG_IMX_SC_WDT) += imx_sc_wdt.o > obj-$(CONFIG_UX500_WATCHDOG) += ux500_wdt.o > obj-$(CONFIG_RETU_WATCHDOG) += retu_wdt.o > obj-$(CONFIG_BCM2835_WDT) += bcm2835_wdt.o > diff --git a/drivers/watchdog/imx_sc_wdt.c b/drivers/watchdog/imx_sc_wdt.c > new file mode 100644 > index 0000000..a234a0c > --- /dev/null > +++ b/drivers/watchdog/imx_sc_wdt.c > @@ -0,0 +1,185 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Copyright 2018-2019 NXP. > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#define DEFAULT_TIMEOUT 60 > +/* > + * Software timer tick implemented in scfw side, support 10ms to 0xffffffff ms > + * in theory, but for normal case, 1s~128s is enough, you can change this max > + * value in case it's not enough. > + */ > +#define MAX_TIMEOUT 128 > + > +#define IMX_SIP_TIMER 0xC2000002 > +#define IMX_SIP_TIMER_START_WDOG 0x01 > +#define IMX_SIP_TIMER_STOP_WDOG 0x02 > +#define IMX_SIP_TIMER_SET_WDOG_ACT 0x03 > +#define IMX_SIP_TIMER_PING_WDOG 0x04 > +#define IMX_SIP_TIMER_SET_TIMEOUT_WDOG 0x05 > +#define IMX_SIP_TIMER_GET_WDOG_STAT 0x06 > +#define IMX_SIP_TIMER_SET_PRETIME_WDOG 0x07 > + > +#define SC_TIMER_WDOG_ACTION_PARTITION 0 > + > +static bool nowayout = WATCHDOG_NOWAYOUT; > +module_param(nowayout, bool, 0000); > +MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default=" > + __MODULE_STRING(WATCHDOG_NOWAYOUT) ")"); > + > +static unsigned int timeout = DEFAULT_TIMEOUT; > +module_param(timeout, uint, 0000); > +MODULE_PARM_DESC(timeout, "Watchdog timeout in seconds (default=" > + __MODULE_STRING(DEFAULT_TIMEOUT) ")"); > + > +static int imx_sc_wdt_ping(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_PING_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + > + return res.a0; > +} > + > +static int imx_sc_wdt_start(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_START_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + if (res.a0) > + return res.a0; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_SET_WDOG_ACT, > + SC_TIMER_WDOG_ACTION_PARTITION, > + 0, 0, 0, 0, 0, &res); > + return res.a0; > +} > + > +static int imx_sc_wdt_stop(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_STOP_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + > + return res.a0; > +} > + > +static int imx_sc_wdt_set_timeout(struct watchdog_device *wdog, > + unsigned int timeout) > +{ > + struct arm_smccc_res res; > + > + wdog->timeout = timeout; > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_SET_TIMEOUT_WDOG, > + timeout * 1000, 0, 0, 0, 0, 0, &res); > + > + return res.a0; > +} > + > +static const struct watchdog_ops imx_sc_wdt_ops = { > + .owner = THIS_MODULE, > + .start = imx_sc_wdt_start, > + .stop = imx_sc_wdt_stop, > + .ping = imx_sc_wdt_ping, > + .set_timeout = imx_sc_wdt_set_timeout, > +}; > + > +static const struct watchdog_info imx_sc_wdt_info = { > + .identity = "i.MX SC watchdog timer", > + .options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING | > + WDIOF_MAGICCLOSE | WDIOF_PRETIMEOUT, > +}; > + > +static int imx_sc_wdt_probe(struct platform_device *pdev) > +{ > + struct watchdog_device *imx_sc_wdd; > + int ret; > + > + imx_sc_wdd = devm_kzalloc(&pdev->dev, sizeof(*imx_sc_wdd), GFP_KERNEL); > + if (!imx_sc_wdd) > + return -ENOMEM; > + > + platform_set_drvdata(pdev, imx_sc_wdd); > + > + imx_sc_wdd->info = &imx_sc_wdt_info; > + imx_sc_wdd->ops = &imx_sc_wdt_ops; > + imx_sc_wdd->min_timeout = 1; > + imx_sc_wdd->max_timeout = MAX_TIMEOUT; > + imx_sc_wdd->parent = &pdev->dev; > + > + ret = watchdog_init_timeout(imx_sc_wdd, DEFAULT_TIMEOUT, &pdev->dev); > + if (ret) { > + dev_err(&pdev->dev, "Failed to init the wdog timeout:%d\n", > + ret); > + return ret; > + } > + > + watchdog_stop_on_reboot(imx_sc_wdd); > + watchdog_stop_on_unregister(imx_sc_wdd); > + > + ret = devm_watchdog_register_device(&pdev->dev, imx_sc_wdd); > + if (ret) { > + dev_err(&pdev->dev, "Failed to register watchdog device\n"); > + return ret; > + } > + > + return 0; > +} > + > +static const struct of_device_id imx_sc_wdt_dt_ids[] = { > + { .compatible = "fsl,imx8qxp-sc-wdt", }, > + { /* sentinel */ } > +}; > +MODULE_DEVICE_TABLE(of, imx_sc_wdt_dt_ids); > + > +static int __maybe_unused imx_sc_wdt_suspend(struct device *dev) > +{ > + struct watchdog_device *imx_sc_wdd = dev_get_drvdata(dev); > + > + if (watchdog_active(imx_sc_wdd)) > + imx_sc_wdt_stop(imx_sc_wdd); > + > + return 0; > +} > + > +static int __maybe_unused imx_sc_wdt_resume(struct device *dev) > +{ > + struct watchdog_device *imx_sc_wdd = dev_get_drvdata(dev); > + > + if (watchdog_active(imx_sc_wdd)) > + imx_sc_wdt_start(imx_sc_wdd); > + > + return 0; > +} > + > +static SIMPLE_DEV_PM_OPS(imx_sc_wdt_pm_ops, > + imx_sc_wdt_suspend, imx_sc_wdt_resume); > + > +static struct platform_driver imx_sc_wdt_driver = { > + .probe = imx_sc_wdt_probe, > + .driver = { > + .name = "imx-sc-wdt", > + .of_match_table = imx_sc_wdt_dt_ids, > + .pm = &imx_sc_wdt_pm_ops, > + }, > +}; > + > +module_platform_driver(imx_sc_wdt_driver); > + > +MODULE_AUTHOR("Robin Gong "); > +MODULE_DESCRIPTION("NXP i.MX system controller watchdog driver"); > +MODULE_LICENSE("GPL v2"); >