Received: by 2002:ac0:a679:0:0:0:0:0 with SMTP id p54csp521809imp; Wed, 20 Feb 2019 04:30:26 -0800 (PST) X-Google-Smtp-Source: AHgI3IYHyDnwkgh3opoSGDbkDkUNxxvdvBYmLECID+mACoYcwy/svjA5gBEKoFGcGrKwsTJEPmZv X-Received: by 2002:a63:4913:: with SMTP id w19mr28565686pga.394.1550665826115; Wed, 20 Feb 2019 04:30:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550665826; cv=none; d=google.com; s=arc-20160816; b=rSc7pdQIq5lXOr6w2LIG6QGzlN1wSYabyxQWGwQD0yDw8g8XPU+5at4swNZQlHpX/V SbQITfB+dZr+ZIjg7iUsfqdUtjIO4pzQfz3YNIW/yE1w3K2onDKUY6V68QvMKOQ9FgdP brkSis8JM2hhBfSbyh6xAPGQkcToI+VVPYj3q45iMHd8RAPJ2GHyNcKYDpVfh2yGASTH QC3MRvLwEUM5oKYRIvSExRliB7myk6BoryZKi2u+Es8cSAIQ7ViHQk74+dpLqPJ2ZOcf QewXbTCRotxxO2uf87CIPq8DnYfjSlYgR7k7RJEmIvp/tWOJspdkzx04s4Vy5Y+r+dwy jAqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version; bh=qpVtmXWnUR6+AzKQ5x7/2Jxa2crHJLHdoYgYHT/Hz/k=; b=SHdqsyWjSzNNXJbasvHB0Oi+G0A7UozNi2lAdf/mzKsYcyEo00WBKHQ1AVYUnx3af4 9znuxsTNVJcBBWRnJE1M/FpnO5QB4/LiGQGrITv4LrgunGgDdc+36r3FaYTUdQJIYAwQ D/oGWZ3McoZgw+uncLnTJrDC3DADdxM6NfipvCKzQEIuyJcFRHHb0D5webgBzOJjAz4a cVpzbdyfO3Tp/hwDgOMzXiEsA6FzfEFPMUb+DUqkRCwtHiY0C76uR/Cpg5u9C/1NFhIS /3FV+YdHG7ilW9xqoaPuoPMJImww5YpF35avydEQrkA4paZm/zxNAcfrUmmMXu1y1A49 uKzw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c136si18541880pfc.141.2019.02.20.04.30.10; Wed, 20 Feb 2019 04:30:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727648AbfBTM2I (ORCPT + 99 others); Wed, 20 Feb 2019 07:28:08 -0500 Received: from mail-qt1-f196.google.com ([209.85.160.196]:34585 "EHLO mail-qt1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726317AbfBTM2H (ORCPT ); Wed, 20 Feb 2019 07:28:07 -0500 Received: by mail-qt1-f196.google.com with SMTP id w4so26954365qtc.1 for ; Wed, 20 Feb 2019 04:28:06 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=qpVtmXWnUR6+AzKQ5x7/2Jxa2crHJLHdoYgYHT/Hz/k=; b=Pa3Oxz2ER9dEtKvuifSDnL5BSYtYVkE2EVOXtuGdUPzfnWzcdwfJ0Riz0bzNRqoibH /Nq4wB5C9PqNupN4vkFFrykHy0YR6sfbwhprs7fyBBTndnvfqPt29OKpT/sNw7Nbj0b9 liznenDfuKopaU6XijumKlYZo1AZZpylqg0jeclf2YYvnTIDbN3yzy8k2nJ82538wu0d 1ds99/RTae82l/6NlmW33IJ3q2vbAMoHiEOn84/K5b+XmEMk5ZhyiPbHGtynK6fMbhz9 J/5cQIUTG8MJyHlH8kKVM+pTP8c/lGQPe1HfIhGIrRy8jqF9yVmJSteCettSgxt5tm4N GVsA== X-Gm-Message-State: AHQUAuZ1Nn8ykRR+voq22vNNRomWLnS9My0KBwcFMcFOI6o9t0hxSykx j6wgWPdFE3hPBwbFKMfbUffkG1ycom915FE9jd0= X-Received: by 2002:ac8:33f1:: with SMTP id d46mr26370180qtb.319.1550665686080; Wed, 20 Feb 2019 04:28:06 -0800 (PST) MIME-Version: 1.0 References: <1550648704-11545-1-git-send-email-sugaya.taichi@socionext.com> In-Reply-To: From: Arnd Bergmann Date: Wed, 20 Feb 2019 13:27:48 +0100 Message-ID: Subject: Re: [PATCH v3 9/9] ARM: configs: Add Milbeaut M10V defconfig To: "Sugaya, Taichi" Cc: Shinji Kanematsu , Masami Hiramatsu , Linux Kernel Mailing List , Jassi Brar , soc@kernel.org, Takao Orito , Kazuhiro Kasai , Linux ARM Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Feb 20, 2019 at 12:27 PM Sugaya, Taichi wrote: > > Hi > > On 2019/02/20 18:28, Arnd Bergmann wrote: > > On Wed, Feb 20, 2019 at 8:44 AM Sugaya Taichi > > wrote: > > > >> diff --git a/arch/arm/configs/milbeaut_m10v_defconfig b/arch/arm/configs/milbeaut_m10v_defconfig > >> new file mode 100644 > >> index 0000000..a263211 > >> --- /dev/null > >> +++ b/arch/arm/configs/milbeaut_m10v_defconfig > >> @@ -0,0 +1,175 @@ > > > > I no longer see anything here that should be turned off, but you > > might want to run 'make savedefconfig' and use the output of that, > > to make it easier to keep it up to date. > > > > I got it, I use the output of 'make savedefconfig'. > One question, is that OK to add some options on it? > -Because "CONFIG_ARCH_MILBEAUT" was not listed. What I'd do here is to apply all the patches you want to get merged in the next few releases before running 'savedefconfig' and use the output of that. If you already know that you will need the options, including them now means you don't have to update the defconfig file as much in the future. > >> diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig > >> index 5bee34a..6753805 100644 > >> --- a/arch/arm/configs/multi_v7_defconfig > >> +++ b/arch/arm/configs/multi_v7_defconfig > >> @@ -54,6 +54,8 @@ CONFIG_SOC_VF610=y > >> CONFIG_ARCH_KEYSTONE=y > >> CONFIG_ARCH_MEDIATEK=y > >> CONFIG_ARCH_MESON=y > >> +CONFIG_ARCH_MILBEAUT=y > >> +CONFIG_ARCH_MILBEAUT_M10V=y > >> CONFIG_ARCH_MVEBU=y > >> CONFIG_MACH_ARMADA_370=y > >> CONFIG_MACH_ARMADA_375=y > > > > I'm surprised that you don't need to enable any drivers. Does this actually > > boot on your hardware? > > > > Yes, but not exactly. > The series has not serial driver, so I add the driver temporarily and > confirm the boot log through earlycon. > The timer driver is selected by "CONFIG_ARCH_MILBEAUT_M10V", no need to > add the the"CONFIG_MILBEAUT_TIMER". > > Here one more question. > Is this OK to submit a core support patch without any serial drivers? Yes, we are fairly flexible here. Greg also mentioned in the past that he's fine with having us merge the serial driver through the arm-soc tree after it has been reviewed, to keep it together with the platform support, same thing for the clk, pinctrl, clocksource and irqchip drivers. However, once the platform support is merged, we prefer that you do any other driver changes (including newly added drivers) through the subsystem trees. Arnd