Received: by 2002:ac0:a679:0:0:0:0:0 with SMTP id p54csp819830imp; Wed, 20 Feb 2019 09:32:59 -0800 (PST) X-Google-Smtp-Source: AHgI3Ib3znmIWFjrBNWfzwivqq9lQKVBJkcU9zLIOzBHfjFF8/LkJHsJltPWPI2u71IcmfoMy5/w X-Received: by 2002:aa7:82ca:: with SMTP id f10mr35421634pfn.131.1550683979455; Wed, 20 Feb 2019 09:32:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550683979; cv=none; d=google.com; s=arc-20160816; b=xPwKPhfbotxb3lPxIVV29hLI/xv5O69TFviuiQI8ty7TwrdgDs+BmT4OBKBf+NdXSY L0ftlmO8wXDSq876aU5Njd0S3hFnzNfGB3xLdkUDMULQY8uy+xP4qR6i4zo26Zia7wRm Hl5AiW+5DkDd2JzoRXjrBCqkuYORaeNPBO16yQfXcyGwC+/vhrJnJi73GQCjfo/NiZDf 6ePyo+r+pv3e7Pvsfb4eXuCXdsif3FuLFPHxV1DQbUlKVLJNHt+FyVH34TAkCAjVNkJU o6rp+VdnCyCq+nPE7ljjXK31SZqqjV5snfg5IfrO5ooxZxZvD2FcyOSFkm6bt2p/flJO +nGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:cc:to:subject:from:message-id :dkim-signature; bh=nVJ/CVcWAhhvfp6h5IC8Z6QfCqFViOwJNLucsf+YttE=; b=kP1idbEA9UBnDcAGKdbddPz5+xv01ze3GJKrR2tcUWWvrUjL17datHOZTmyg4M4gqw BDohDsS0ss6QFLmXz4/hW0YaPeY56s+p0kIcZtSuMDIR1mxdB2pku0/53mLQjEodPdhb /jOaQ+n6ZdRzzGYqg8yJl8tIvlH2pnn2XZd7ecikMzluLzrPH3JFdRH9sM0LBGHvPby4 3VRSaJSHWjtFqzAcCIVsHAVnm57KgIIHji1Gq0DKpSmbi0reeGqIHELwFkqzsCP6KA2V nRj3VbceBhrJAkOjTmphIkYiKOiYK1DdeSMPUvovs6656QGwiJacjhcp1ZbBYO/yHNR8 1t8w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=GSAFSQV+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x64si19389991pfx.87.2019.02.20.09.32.43; Wed, 20 Feb 2019 09:32:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=GSAFSQV+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727343AbfBTRab (ORCPT + 99 others); Wed, 20 Feb 2019 12:30:31 -0500 Received: from pegase1.c-s.fr ([93.17.236.30]:47075 "EHLO pegase1.c-s.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725796AbfBTR3J (ORCPT ); Wed, 20 Feb 2019 12:29:09 -0500 Received: from localhost (mailhub1-int [192.168.12.234]) by localhost (Postfix) with ESMTP id 444PjF68qMz9v0g1; Wed, 20 Feb 2019 18:29:05 +0100 (CET) Authentication-Results: localhost; dkim=pass reason="1024-bit key; insecure key" header.d=c-s.fr header.i=@c-s.fr header.b=GSAFSQV+; dkim-adsp=pass; dkim-atps=neutral X-Virus-Scanned: Debian amavisd-new at c-s.fr Received: from pegase1.c-s.fr ([192.168.12.234]) by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new, port 10024) with ESMTP id mhAINxIJoa4w; Wed, 20 Feb 2019 18:29:05 +0100 (CET) Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192]) by pegase1.c-s.fr (Postfix) with ESMTP id 444PjF50Skz9v0g0; Wed, 20 Feb 2019 18:29:05 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=c-s.fr; s=mail; t=1550683745; bh=nVJ/CVcWAhhvfp6h5IC8Z6QfCqFViOwJNLucsf+YttE=; h=From:Subject:To:Cc:Date:From; b=GSAFSQV+PIgn+Lfvt0yEN0mYu3+snZ0d/9sxmoWjXfyAHLXLnoUITjeR9soZ0D4ZO NzsXn33NfWaJf0DqleNdJkrWsWp+By+iQHKCsdrzdmCylJWPioP8AdFSz7GnmOOZOo 1fFWvKDl2o59Q9AovB70Bq3S6Lkep/rwIxQsjJyA= Received: from localhost (localhost [127.0.0.1]) by messagerie.si.c-s.fr (Postfix) with ESMTP id 5B63F8B84F; Wed, 20 Feb 2019 18:29:07 +0100 (CET) X-Virus-Scanned: amavisd-new at c-s.fr Received: from messagerie.si.c-s.fr ([127.0.0.1]) by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new, port 10023) with ESMTP id rdtjZbn3UzOF; Wed, 20 Feb 2019 18:29:07 +0100 (CET) Received: from po16846vm.idsi0.si.c-s.fr (po15451.idsi0.si.c-s.fr [172.25.231.2]) by messagerie.si.c-s.fr (Postfix) with ESMTP id 403A48B84A; Wed, 20 Feb 2019 18:29:07 +0100 (CET) Received: by po16846vm.idsi0.si.c-s.fr (Postfix, from userid 0) id 168A56E85E; Wed, 20 Feb 2019 17:29:06 +0000 (UTC) Message-Id: From: Christophe Leroy Subject: [PATCH v3 00/16] powerpc/32: Use BATs/LTLBs for STRICT_KERNEL_RWX To: Benjamin Herrenschmidt , Paul Mackerras , Michael Ellerman , j.neuschaefer@gmx.net Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org Date: Wed, 20 Feb 2019 17:29:06 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The purpose of this serie is to: - use BATs with STRICT_KERNEL_RWX on book3s (See patch 13 for details.) - use LTLBs with STRICT_KERNEL_RWX on 8xx (See patch 15 for a few details.) v3: - Reordered to avoid build failure due to setibat() not being used for several steps in the serie. Now the patch using setibat() is next to the one adding setibat(). - Fixed mmu_mapin_ram() in patch 3 to return base in all cases, thanks Jonathan for the test - Fixed build failure on 8xx when CONFIG_PERF_EVENTS is set due to too many instructions in Exception 0x1200 - Made 8M alignment for data the default on 8xx when STRICT_KERNEL_RWX is selected. - Added patch 1 to not set additionnal bat on the wii when requesting nobats. The only purpose of this patch is to be backported, as this function is removed later in the series. v2: - Fix patch 2 (was patch 3 in v1) based on feedback from Jonathan. - Added support for 8xx with LTLBs. - Added systematic population of pagetables for Abatron BDI. Christophe Leroy (16): powerpc/wii: properly disable use of BATs when requested. powerpc/mm/32: add base address to mmu_mapin_ram() powerpc/mm/32s: rework mmu_mapin_ram() powerpc/mm/32s: use generic mmu_mapin_ram() for all blocks. powerpc/32: always populate page tables for Abatron BDI. powerpc/wii: remove wii_mmu_mapin_mem2() powerpc/mm/32s: use _PAGE_EXEC in setbat() powerpc/32: add helper to write into segment registers powerpc/mmu: add is_strict_kernel_rwx() helper powerpc/kconfig: define PAGE_SHIFT inside Kconfig powerpc/kconfig: define CONFIG_DATA_SHIFT and CONFIG_ETEXT_SHIFT powerpc/mm/32s: add setibat() clearibat() and update_bats() powerpc/mm/32s: Use BATs for STRICT_KERNEL_RWX powerpc/kconfig: make _etext and data areas alignment configurable on Book3s 32 powerpc/8xx: don't disable large TLBs with CONFIG_STRICT_KERNEL_RWX powerpc/kconfig: make _etext and data areas alignment configurable on 8xx arch/powerpc/Kconfig | 60 +++++++++ arch/powerpc/include/asm/book3s/32/mmu-hash.h | 2 + arch/powerpc/include/asm/book3s/32/pgtable.h | 11 ++ arch/powerpc/include/asm/mmu.h | 11 ++ arch/powerpc/include/asm/nohash/32/mmu-8xx.h | 3 +- arch/powerpc/include/asm/page.h | 13 +- arch/powerpc/include/asm/reg.h | 5 + arch/powerpc/kernel/head_32.S | 35 +++++ arch/powerpc/kernel/head_8xx.S | 54 ++++++-- arch/powerpc/kernel/vmlinux.lds.S | 9 +- arch/powerpc/mm/40x_mmu.c | 2 +- arch/powerpc/mm/44x_mmu.c | 2 +- arch/powerpc/mm/8xx_mmu.c | 33 ++++- arch/powerpc/mm/fsl_booke_mmu.c | 2 +- arch/powerpc/mm/init_32.c | 6 +- arch/powerpc/mm/mmu_decl.h | 10 +- arch/powerpc/mm/pgtable_32.c | 38 +++--- arch/powerpc/mm/ppc_mmu_32.c | 180 ++++++++++++++++++++++---- arch/powerpc/platforms/embedded6xx/wii.c | 24 ---- 19 files changed, 390 insertions(+), 110 deletions(-) -- 2.13.3