Received: by 2002:ac0:a679:0:0:0:0:0 with SMTP id p54csp212299imp;
        Wed, 20 Feb 2019 23:22:39 -0800 (PST)
X-Google-Smtp-Source: AHgI3IbyU+PsSVgMcDE5nbsHfbc331Vih0mY3O9pJCG63TKQT3k8gmcoxpeili9RSZdnjqQmJsPe
X-Received: by 2002:a62:d448:: with SMTP id u8mr38915495pfl.105.1550733759303;
        Wed, 20 Feb 2019 23:22:39 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1550733759; cv=none;
        d=google.com; s=arc-20160816;
        b=C47drIdW6RVziG8hi+c4S/LwhHpwLW5J79FBOyDHDyirm88hZ67+HuH/mc4KvKwn0B
         7kNXxUK1VYnyN63hJG14VCUxfebBq+kIbl40R2XNjGAtmJq6CqBBa5vBHDr7Jiho9g0m
         XGIB7swkdDHYf8kCysCZDPsYpaibK8bhl/7abE6fqXgPrFg2XiRarXMJtl98P6T4L2D8
         VNH7bUs0wdZTeHET/A3e/hQqW62O4mcMbcl3hfbMGuDzNjG1tCN7YSrlDJY6jpQA0ZIH
         u6D8E4CHQkj359aKcR4N6LnIy4TEYTJRiMbgESzwuG89Jngfx+VY+Jmp9dWrzMMmrqm1
         5bKg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :mime-version:references:in-reply-to:message-id:date:subject:cc:to
         :from;
        bh=3lHJQTnyy/s1T3oQkkJrYUFvEa7JrbFiTtgfe8q74Rc=;
        b=znvvwrJsfFTqsmwzx7fLr+6ceaFd41ac+YDtM2Wso+aiJJ0SBJ6cbWg4z5zaINXPNy
         nTijSwPtSVj9JhkA82EgUOEursThIB0oU+0CZEHzW3hW8/4UwT230YkSmkcTUfwqJpH/
         Ln330xvieerb3NMulKAN1o+v7ZRfGQyItj/xzXY+8zxraPC8uREb/qkbjaR8RVv956Nu
         owgUXTC/Rp86EJ7d0piQk90PmdwDmTbxJqZ4xm7RHEQlYUcVT2Vim1M3kZvxaGmMe98v
         i3zcPdm1vshOqIP+OszOpBkyRxi0jXnvWGDs9EgIgnqaPSzTdtRW4E4LhcC+yVJw0xaE
         Lq9A==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=P2fyB9GU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id f12si20570825pgd.68.2019.02.20.23.22.23;
        Wed, 20 Feb 2019 23:22:39 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=P2fyB9GU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726840AbfBUHV7 (ORCPT <rfc822;rajatbajpailinux@gmail.com>
        + 99 others); Thu, 21 Feb 2019 02:21:59 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:7891 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726219AbfBUHV6 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 21 Feb 2019 02:21:58 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5c6e519b0001>; Wed, 20 Feb 2019 23:22:03 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Wed, 20 Feb 2019 23:21:57 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Wed, 20 Feb 2019 23:21:57 -0800
Received: from HQMAIL106.nvidia.com (172.18.146.12) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 21 Feb
 2019 07:21:57 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend
 Transport; Thu, 21 Feb 2019 07:21:57 +0000
Received: from josephl-linux.nvidia.com (Not Verified[10.19.108.132]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5c6e51930002>; Wed, 20 Feb 2019 23:21:57 -0800
From:   Joseph Lo <josephl@nvidia.com>
To:     Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>
CC:     <linux-tegra@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        Joseph Lo <josephl@nvidia.com>, <linux-kernel@vger.kernel.org>,
        <devicetree@vger.kernel.org>, Rob Herring <robh@kernel.org>
Subject: [PATCH V7 1/8] dt-bindings: timer: add Tegra210 timer
Date:   Thu, 21 Feb 2019 15:21:43 +0800
Message-ID: <20190221072150.4395-2-josephl@nvidia.com>
X-Mailer: git-send-email 2.20.1
In-Reply-To: <20190221072150.4395-1-josephl@nvidia.com>
References: <20190221072150.4395-1-josephl@nvidia.com>
MIME-Version: 1.0
X-NVConfidentiality: public
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1550733724; bh=3lHJQTnyy/s1T3oQkkJrYUFvEa7JrbFiTtgfe8q74Rc=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:MIME-Version:X-NVConfidentiality:
         Content-Transfer-Encoding:Content-Type;
        b=P2fyB9GUZ+FHwJARtxWATadNBEEvjkhlOp+MyHGzoUJfT+5cZXoALqTEZr2oYhX+V
         cznagakCaCykOAM+dFyNj186O9ZGGDMIBXig9YA8aHgwLZQNc5FqPenciGZkdzzSNF
         /l5n5BM2+J+a6ThdoybZroLuGOkfLib1FUSelp305eFaYQNVBXazwi/OvCust73vvx
         ueo8h+/7musLxmEoMdQx2dpHI5UCHay/LTmWKAUpPzrIZE7/ArutUds5xbT0Q5yRG2
         bcl9h+B3ZEejaCaQ3fUVs8Z7pnDKDNPRupszIritbSNFsVpIyQvvqeORdkcRQ9cXg8
         w0mCM14XolsGw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
(TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
or watchdog interrupts.

Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
---
v7:
 * no change
v6:
 * add ack tag from Jon.
v5:
 * no change
v4:
 * no change
v3:
 * no change
v2:
 * list all the interrupts that are supported by tegra210 timers block
 * add RB tag from Rob.
---
 .../bindings/timer/nvidia,tegra210-timer.txt  | 36 +++++++++++++++++++
 1 file changed, 36 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210=
-timer.txt

diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.=
txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
new file mode 100644
index 000000000000..032cda96fe0d
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
@@ -0,0 +1,36 @@
+NVIDIA Tegra210 timer
+
+The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
+timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
+from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
+(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
+or watchdog interrupts.
+
+Required properties:
+- compatible : "nvidia,tegra210-timer".
+- reg : Specifies base physical address and size of the registers.
+- interrupts : A list of 14 interrupts; one per each timer channels 0 thro=
ugh
+  13.
+- clocks : Must contain one entry, for the module clock.
+  See ../clocks/clock-bindings.txt for details.
+
+timer@60005000 {
+	compatible =3D "nvidia,tegra210-timer";
+	reg =3D <0x0 0x60005000 0x0 0x400>;
+	interrupts =3D <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
+	clocks =3D <&tegra_car TEGRA210_CLK_TIMER>;
+	clock-names =3D "timer";
+};
--=20
2.20.1