Received: by 2002:ac0:a679:0:0:0:0:0 with SMTP id p54csp786542imp; Thu, 21 Feb 2019 11:09:18 -0800 (PST) X-Google-Smtp-Source: AHgI3IZ4eTIp0ZZpqWj5NIiguoSBTwJmr6ACAHTZQU6Damg3x0vGe2hlHNoNh9WAwcXGWXB7tX51 X-Received: by 2002:a62:1ac3:: with SMTP id a186mr100391pfa.48.1550776158285; Thu, 21 Feb 2019 11:09:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550776158; cv=none; d=google.com; s=arc-20160816; b=dWRA3PP0veGj+HQzPTzxf/+i2eC9B9mzSmHVt9aXXy3svqmVguzV7XNTiQIICYsKPx N14YvPG1WqOWDJnK7nGwsGVdMpeD20qGahm11dp90TB0IXSl7egF4FLVOnli9WsXAynO wqPDhwtlVjxprlPNM2w24RkSZGB0jfUCyaYuTfMFDmYNKSGxMRkJwf/z+uKCubwVMR+Y MI8TCgAcOm5TAOSzU/aHQnqMjuMsxKbCNPUn9IdpLQuoI6rMVfyodK0nINwZZHwJpFod rfKl4aEFFN4JDCda/2qUo0HLY7AbbtnxoOLz7kXbCjGQElajrsUeRLA7Pp2on/pGToSf pQNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:cc:to:subject:from:message-id :dkim-signature; bh=B/XybEfiqzGEJL3gRyWOPCck3ZgQ37JUCYEidrkfae8=; b=VqxERUd4xA9jaw1uE1IfsUPMlSpUTrxGTgm3oQiB+9YX6m54VLPH+DW67l+9wSBunE Z5RNFO59vFiva5qdEt8nDQyRaYW+t9hFJfFCvQHtG/oeIoXrypZjb6cVjRB/+H42a0JW dOUZwmw8DcaO3gc/s5gxKM3DBbELR8JoHtRenUQ8WYXxczn7xZWQF2pyYRMtPDFq0JhS lHQsFXmR9XZDk9p/OU0pZ8MbAKUgWmBB1jb2fjB07pBhBiT2eU2tIjXICiOHFrTMz0Yc iLQORMxHj/0GwSUXI0SlxjoVB/cAnYHswgUpm93SHan8On5xqyfzX2yHyWfLefNBaZEK 0AfQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=tanko+J6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r64si16595169pgr.175.2019.02.21.11.09.02; Thu, 21 Feb 2019 11:09:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=tanko+J6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726279AbfBUTIj (ORCPT + 99 others); Thu, 21 Feb 2019 14:08:39 -0500 Received: from pegase1.c-s.fr ([93.17.236.30]:60911 "EHLO pegase1.c-s.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725891AbfBUTIj (ORCPT ); Thu, 21 Feb 2019 14:08:39 -0500 Received: from localhost (mailhub1-int [192.168.12.234]) by localhost (Postfix) with ESMTP id 4453sd0j5hz9vCN3; Thu, 21 Feb 2019 20:08:37 +0100 (CET) Authentication-Results: localhost; dkim=pass reason="1024-bit key; insecure key" header.d=c-s.fr header.i=@c-s.fr header.b=tanko+J6; dkim-adsp=pass; dkim-atps=neutral X-Virus-Scanned: Debian amavisd-new at c-s.fr Received: from pegase1.c-s.fr ([192.168.12.234]) by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new, port 10024) with ESMTP id xggTZ6ssBRoY; Thu, 21 Feb 2019 20:08:37 +0100 (CET) Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192]) by pegase1.c-s.fr (Postfix) with ESMTP id 4453sc6dLGz9v0dl; Thu, 21 Feb 2019 20:08:36 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=c-s.fr; s=mail; t=1550776116; bh=B/XybEfiqzGEJL3gRyWOPCck3ZgQ37JUCYEidrkfae8=; h=From:Subject:To:Cc:Date:From; b=tanko+J6rXTp76rdDu/UyMtg2hJ37lgONKWiSnCUI8p7erB660UAyXfCFuKpPS7Fp Lp0zAEOIbty7xqUXKOAw7JxQyQqw5irFZ4OyNKWjVTq8PLTJZNNxooqK48hknsoijy nopihmR1Eg7WNvniiPEUGeZ3ewkc15X3Vrjdu/Ok= Received: from localhost (localhost [127.0.0.1]) by messagerie.si.c-s.fr (Postfix) with ESMTP id EA4278B86A; Thu, 21 Feb 2019 20:08:36 +0100 (CET) X-Virus-Scanned: amavisd-new at c-s.fr Received: from messagerie.si.c-s.fr ([127.0.0.1]) by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new, port 10023) with ESMTP id MS8K1hHNTBPR; Thu, 21 Feb 2019 20:08:36 +0100 (CET) Received: from po16846vm.idsi0.si.c-s.fr (unknown [192.168.4.90]) by messagerie.si.c-s.fr (Postfix) with ESMTP id AE8178B852; Thu, 21 Feb 2019 20:08:36 +0100 (CET) Received: by po16846vm.idsi0.si.c-s.fr (Postfix, from userid 0) id 6681C6EF61; Thu, 21 Feb 2019 19:08:36 +0000 (UTC) Message-Id: From: Christophe Leroy Subject: [PATCH v5 00/16] powerpc/32: Use BATs/LTLBs for STRICT_KERNEL_RWX To: Benjamin Herrenschmidt , Paul Mackerras , Michael Ellerman , j.neuschaefer@gmx.net Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org Date: Thu, 21 Feb 2019 19:08:36 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The purpose of this serie is to: - use BATs with STRICT_KERNEL_RWX on book3s (See patch 13 for details.) - use LTLBs with STRICT_KERNEL_RWX on 8xx (See patch 15 for a few details.) v5: - Changed var type from unsigned long to phys_addr_t in mapin_ram() to fix build failure due to type mismatch in min() macro (patch 4). v4: - Fixed mapin_ram() to only map mem below total_lowmem (patch 4) - Fixed sparse warning by making __mmu_mapin_ram static (patch 13) v3: - Reordered to avoid build failure due to setibat() not being used for several steps in the serie. Now the patch using setibat() is next to the one adding setibat(). - Fixed mmu_mapin_ram() in patch 3 to return base in all cases, thanks Jonathan for the test - Fixed build failure on 8xx when CONFIG_PERF_EVENTS is set due to too many instructions in Exception 0x1200 - Made 8M alignment for data the default on 8xx when STRICT_KERNEL_RWX is selected. - Added patch 1 to not set additionnal bat on the wii when requesting nobats. The only purpose of this patch is to be backported, as this function is removed later in the series. v2: - Fix patch 2 (was patch 3 in v1) based on feedback from Jonathan. - Added support for 8xx with LTLBs. - Added systematic population of pagetables for Abatron BDI. Christophe Leroy (16): powerpc/wii: properly disable use of BATs when requested. powerpc/mm/32: add base address to mmu_mapin_ram() powerpc/mm/32s: rework mmu_mapin_ram() powerpc/mm/32s: use generic mmu_mapin_ram() for all blocks. powerpc/32: always populate page tables for Abatron BDI. powerpc/wii: remove wii_mmu_mapin_mem2() powerpc/mm/32s: use _PAGE_EXEC in setbat() powerpc/32: add helper to write into segment registers powerpc/mmu: add is_strict_kernel_rwx() helper powerpc/kconfig: define PAGE_SHIFT inside Kconfig powerpc/kconfig: define CONFIG_DATA_SHIFT and CONFIG_ETEXT_SHIFT powerpc/mm/32s: add setibat() clearibat() and update_bats() powerpc/mm/32s: Use BATs for STRICT_KERNEL_RWX powerpc/kconfig: make _etext and data areas alignment configurable on Book3s 32 powerpc/8xx: don't disable large TLBs with CONFIG_STRICT_KERNEL_RWX powerpc/kconfig: make _etext and data areas alignment configurable on 8xx arch/powerpc/Kconfig | 60 +++++++++ arch/powerpc/include/asm/book3s/32/mmu-hash.h | 2 + arch/powerpc/include/asm/book3s/32/pgtable.h | 11 ++ arch/powerpc/include/asm/mmu.h | 11 ++ arch/powerpc/include/asm/nohash/32/mmu-8xx.h | 3 +- arch/powerpc/include/asm/page.h | 13 +- arch/powerpc/include/asm/reg.h | 5 + arch/powerpc/kernel/head_32.S | 35 +++++ arch/powerpc/kernel/head_8xx.S | 54 ++++++-- arch/powerpc/kernel/vmlinux.lds.S | 9 +- arch/powerpc/mm/40x_mmu.c | 2 +- arch/powerpc/mm/44x_mmu.c | 2 +- arch/powerpc/mm/8xx_mmu.c | 33 ++++- arch/powerpc/mm/fsl_booke_mmu.c | 2 +- arch/powerpc/mm/init_32.c | 6 +- arch/powerpc/mm/mmu_decl.h | 10 +- arch/powerpc/mm/pgtable_32.c | 42 +++--- arch/powerpc/mm/ppc_mmu_32.c | 180 ++++++++++++++++++++++---- arch/powerpc/platforms/embedded6xx/wii.c | 24 ---- 19 files changed, 393 insertions(+), 111 deletions(-) -- 2.13.3