Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Anson Huang <anson.huang@nxp.com>
To:     "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>,
        "s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
        "kernel@pengutronix.de" <kernel@pengutronix.de>,
        "festevam@gmail.com" <festevam@gmail.com>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "sboyd@kernel.org" <sboyd@kernel.org>,
        "l.stach@pengutronix.de" <l.stach@pengutronix.de>,
        Abel Vesa <abel.vesa@nxp.com>,
        "ccaione@baylibre.com" <ccaione@baylibre.com>,
        "agx@sigxcpu.org" <agx@sigxcpu.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>
CC:     dl-linux-imx <linux-imx@nxp.com>
Subject: [PATCH 2/3] clk: imx8mq: add GPIO clocks to clock tree
Thread-Topic: [PATCH 2/3] clk: imx8mq: add GPIO clocks to clock tree
Thread-Index: AQHUypLsJex6bU8gwEKPZwhGnr6caA==
Date:   Fri, 22 Feb 2019 09:42:28 +0000
Message-ID: <1550828264-9962-2-git-send-email-Anson.Huang@nxp.com>
References: <1550828264-9962-1-git-send-email-Anson.Huang@nxp.com>
In-Reply-To: <1550828264-9962-1-git-send-email-Anson.Huang@nxp.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [119.31.174.66]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: f96210c4-1307-4199-519a-08d698aa0ea9
x-ms-office365-filtering-ht: Tenant
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600110)(711020)(4605104)(4618075)(2017052603328)(7153060)(7193020);SRVR:DB3PR0402MB3756;
x-ms-traffictypediagnostic: DB3PR0402MB3756:
x-microsoft-exchange-diagnostics: =?iso-8859-1?Q?1;DB3PR0402MB3756;23:F3aRxOrJEtnzawMD2z1LtS3HwWNyMKp1/9Hou?=
 =?iso-8859-1?Q?I4Jmkho66/LEKAONbwdN2HkXkkfuleAdAKcuaOcKIMNTylg8JNdETvtSug?=
 =?iso-8859-1?Q?g6+YJJwonRKbc9FoVit18NJaqMr0yvwVRJSBOI8kFRnQqadXWCwARa8je5?=
 =?iso-8859-1?Q?frhOMPddlIEVHUQbYxHmlWd0eSbykOAfdMTYLDSeQfQ2InLbBbtzaQO6VM?=
 =?iso-8859-1?Q?UjYk0mHYJBui0GU55CcETYTOdJHAx47f2oHyGlM5UYzplZFP2HO7SO7xuN?=
 =?iso-8859-1?Q?lmjj2cw5wLuAhqyugmp8+qSJeMCXZ3mlJ2DqCRl9GlRMX+G7dmhs1OwjLd?=
 =?iso-8859-1?Q?N53TvJDUvU67/6AA85VcTt1vJIkXxynl4PDgXGqLT2exas3Td/iSuGNL/o?=
 =?iso-8859-1?Q?Q3hIcgxK8ieJ73QsTj2j/TsfQ9AeQwpuRGG7XsG03Psoq3M0CTRiuQDpKk?=
 =?iso-8859-1?Q?ZsXhWtVqFoSb+bipD5csjWXbFg5L0OccCMyZk+jetPKJ4eKsz6NQTvY1L1?=
 =?iso-8859-1?Q?2hjUUuK3zx7q9oTYLgl2j4vqAjdcWYFAJJsV1KJ4A9fgcdZnB9CLVqKjTZ?=
 =?iso-8859-1?Q?P8xgt+CBzt+CxRgSlkRUj4bs0K56UVBQlUVZOIxtnWVMK7zwDejbiqj2l6?=
 =?iso-8859-1?Q?ydUlh8POyHyHFhHVB3h9/qhWTw3oTZdeeo7fnc3gNysOU/RBB4n0QulZf2?=
 =?iso-8859-1?Q?EmGgg/ZkCwyGS18q3qLJOHyPzWy/e2KZit9tGGDI3DI+vvvRQa8IzFzob4?=
 =?iso-8859-1?Q?2hsYeTRxuVzyEjb1gmq8vLZK4X+EdwhzXBzecH5krhGHHiZ118/1E8CgdY?=
 =?iso-8859-1?Q?5CDymPX03/16o7jS9wYs3tnqdytlFx4s/7L1r3QdMtIdFYnjxxWz8AOsn9?=
 =?iso-8859-1?Q?aICRQsuvmU4MBxtS9uZiOFgUsiV/NZAJB43LCXkEMQDyHg69bzVNFm2nn4?=
 =?iso-8859-1?Q?aaie7AKxbNU1/BXhohzqqbq8um6Ks4c7uyQCowcAbQqSeTs6BkQvu8DTdq?=
 =?iso-8859-1?Q?/4paE5phgevkgxJr8H0uIhdheYOIVn4kUjOhTE5xGgVULjq/CZ77VmYrqG?=
 =?iso-8859-1?Q?tBonMdwr+O94vh8ZzdekIRLaUOX9DnuHoFrslUCS7hqsg9jiprLfatGqD9?=
 =?iso-8859-1?Q?f5dyN9B/wcuGEtx4TxkETTnmhgpc/xDP9yIe1vQRQtR7tix/AkUPCaeFul?=
 =?iso-8859-1?Q?yW9cZdOLmb72oQgupIm2kQmIsYqAd2E8KK2mPuWtStXm2zU9/su4tAo+T0?=
 =?iso-8859-1?Q?1t8qifwC4gO6jUgFvHn7RBSC9X6Uef3fvCjIEUI5kpBsRCISvoqoXRkeHs?=
 =?iso-8859-1?Q?a+cYMlGUPvwvASACPeL+XruzA47qIaMAcTsLTO6p4IDHh+g=3D=3D?=
x-microsoft-antispam-prvs: <DB3PR0402MB37569BE5496F17C130B4C714F57F0@DB3PR0402MB3756.eurprd04.prod.outlook.com>
x-forefront-prvs: 09565527D6
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(376002)(396003)(346002)(39860400002)(366004)(136003)(199004)(189003)(476003)(14454004)(102836004)(106356001)(478600001)(486006)(186003)(316002)(2616005)(446003)(99286004)(386003)(105586002)(76176011)(6506007)(52116002)(26005)(2501003)(66066001)(2906002)(110136005)(68736007)(97736004)(36756003)(11346002)(7416002)(5660300002)(8936002)(256004)(14444005)(50226002)(25786009)(6486002)(71190400001)(71200400001)(86362001)(6116002)(53936002)(3846002)(305945005)(6436002)(81166006)(81156014)(8676002)(7736002)(6512007)(4326008)(2201001)(32563001)(921003)(1121003);DIR:OUT;SFP:1101;SCL:1;SRVR:DB3PR0402MB3756;H:DB3PR0402MB3916.eurprd04.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: nxp.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: IxXjISnSiGn0e4ul6nALQeYUvGozhT65yStYxioZPQzroB5PyZRvZEUUMz79QS9nam0d9LinNtCx2OZdyPpLo2Q9WAL4OHfe5NjkjZ1Q1LTYgShqOStzJ43/Yh4UBaGtYQBC1CYuS46NNep6piqRyxx+EKTovpL4Qms0sWv4p78NWtG/0uQ7tggtpvrFtHYk1poQ2SdNPGirHQNadZJ4eDaC7jnmvCdDbDbWWvsQB1TgOapqxolS2wZgjjoVr0apPxIu/l2hZQDVDsrvr0RBMTfKRagUCyeC0A9JilKdMka6D3zbWirMP58kcceygHWnzXwkZE4C6q+hrVSQ23YcsqEI6UvKPlsIUkRCmRDBtFWDpLAfRfkOpozZzbrYsq1AtWWJhfXq+sYBeb5rWPffgQZDOCkHgXrnZbp1yWF9meU=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f96210c4-1307-4199-519a-08d698aa0ea9
X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Feb 2019 09:42:22.5837
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0402MB3756
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

i.MX8MQ has clock gate for each GPIO bank, add them
into clock tree for GPIO driver to manage.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
---
 drivers/clk/imx/clk-imx8mq.c             | 5 +++++
 include/dt-bindings/clock/imx8mq-clock.h | 8 +++++++-
 2 files changed, 12 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c
index 2df1575..5839e45 100644
--- a/drivers/clk/imx/clk-imx8mq.c
+++ b/drivers/clk/imx/clk-imx8mq.c
@@ -498,6 +498,11 @@ static void __init imx8mq_clocks_init(struct device_no=
de *np)
 	clks[IMX8MQ_CLK_ECSPI2_ROOT] =3D imx_clk_gate4("ecspi2_root_clk", "ecspi2=
", base + 0x4080, 0);
 	clks[IMX8MQ_CLK_ECSPI3_ROOT] =3D imx_clk_gate4("ecspi3_root_clk", "ecspi3=
", base + 0x4090, 0);
 	clks[IMX8MQ_CLK_ENET1_ROOT] =3D imx_clk_gate4("enet1_root_clk", "enet_axi=
", base + 0x40a0, 0);
+	clks[IMX8MQ_CLK_GPIO1_ROOT] =3D imx_clk_gate4("gpio1_root_clk", "ipg_root=
", base + 0x40b0, 0);
+	clks[IMX8MQ_CLK_GPIO2_ROOT] =3D imx_clk_gate4("gpio2_root_clk", "ipg_root=
", base + 0x40c0, 0);
+	clks[IMX8MQ_CLK_GPIO3_ROOT] =3D imx_clk_gate4("gpio3_root_clk", "ipg_root=
", base + 0x40d0, 0);
+	clks[IMX8MQ_CLK_GPIO4_ROOT] =3D imx_clk_gate4("gpio4_root_clk", "ipg_root=
", base + 0x40e0, 0);
+	clks[IMX8MQ_CLK_GPIO5_ROOT] =3D imx_clk_gate4("gpio5_root_clk", "ipg_root=
", base + 0x40f0, 0);
 	clks[IMX8MQ_CLK_GPT1_ROOT] =3D imx_clk_gate4("gpt1_root_clk", "gpt1", bas=
e + 0x4100, 0);
 	clks[IMX8MQ_CLK_I2C1_ROOT] =3D imx_clk_gate4("i2c1_root_clk", "i2c1", bas=
e + 0x4170, 0);
 	clks[IMX8MQ_CLK_I2C2_ROOT] =3D imx_clk_gate4("i2c2_root_clk", "i2c2", bas=
e + 0x4180, 0);
diff --git a/include/dt-bindings/clock/imx8mq-clock.h b/include/dt-bindings=
/clock/imx8mq-clock.h
index 04f7ac3..aff3335 100644
--- a/include/dt-bindings/clock/imx8mq-clock.h
+++ b/include/dt-bindings/clock/imx8mq-clock.h
@@ -391,5 +391,11 @@
=20
 #define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK	267
=20
-#define IMX8MQ_CLK_END				268
+#define IMX8MQ_CLK_GPIO1_ROOT			268
+#define IMX8MQ_CLK_GPIO2_ROOT			269
+#define IMX8MQ_CLK_GPIO3_ROOT			270
+#define IMX8MQ_CLK_GPIO4_ROOT			271
+#define IMX8MQ_CLK_GPIO5_ROOT			272
+
+#define IMX8MQ_CLK_END				273
 #endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */
--=20
2.7.4