Received: by 2002:ac0:b08d:0:0:0:0:0 with SMTP id l13csp1674289imc; Fri, 22 Feb 2019 09:09:11 -0800 (PST) X-Google-Smtp-Source: AHgI3IYqaGY+qVuAayQuG56cqZ5IsJ3Qsnot69m49gGDSW/TzoOWrAA8h4Ob/kdPqfxoldA9rQ0J X-Received: by 2002:a63:d703:: with SMTP id d3mr4928656pgg.167.1550855351287; Fri, 22 Feb 2019 09:09:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550855351; cv=none; d=google.com; s=arc-20160816; b=rZPr/flbhtqwEC8UsMCX6Ca9CSUEkro+gl3ZZJbN0lvioZHMvQDtx/qf7kyk7JoO9j 1xk29l9lxg5Zn3th9R0N1oK4ckvANWzrEqKUtRrHUuGj24I3WE6ZOeW2CoyU4vj1Hb83 FwzxqbECiZG8x+x6Co8fcAZMKh0CZVDvZ6/TqqIpM4kYgvg8RQKzRxKsfL/TOZsXpSnh BlryZiG4TXVEoHxOP1Uw7pnKmK18Jn5wNKJV8ggjZSOOiDlM7Js0OkQtkbyzlZAUUlH1 oSICQF9urIIdxaEj8bZnVjYA5HTYrvzvc1RSEPrnB0/qWQEZRV6K38VbHHYjUqIrGYuo puSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=wHErPX8utAtX8W+sVh5FO2dO0oa72Lf5UojOBS5AUrE=; b=fpxB/VS2X1WoTbPPywHVgoE3zJpubFxoEle6+ufJXUed7copxH8RuSRjgFeFcavaLh dEIMFQo7fnggKGaRnjPZxM9r87jcr+P5AXadLmpsja23ioFIqpLsxDi00EfWHsb7Q0e2 JDn4UffBWQVEimWmYuCFvu0jNV1JDFRcuwBK2HYvuD/rcN+UlH7TAqddfV5pEUHn4wcG n7aNNYZVjCkq1UzE6Q1Vmqrdj8YnrTH2SSjISTC3DagQdBahO8G/bH4Z7cybkLscklz9 pzYQP8nM1eMHB6nJhdXlSAADI2227wP/lS2/3td+D2cZhkyVNpJUDtcoo5wan4KfaEB9 CYeQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t17si1715236plr.268.2019.02.22.09.08.56; Fri, 22 Feb 2019 09:09:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727300AbfBVRHO (ORCPT + 99 others); Fri, 22 Feb 2019 12:07:14 -0500 Received: from mga12.intel.com ([192.55.52.136]:3069 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725832AbfBVRHN (ORCPT ); Fri, 22 Feb 2019 12:07:13 -0500 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 22 Feb 2019 09:07:13 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.58,400,1544515200"; d="scan'208";a="135565019" Received: from unknown (HELO localhost.localdomain) ([10.232.112.69]) by FMSMGA003.fm.intel.com with ESMTP; 22 Feb 2019 09:07:12 -0800 Date: Fri, 22 Feb 2019 10:07:15 -0700 From: Keith Busch To: Takao Indoh Cc: "Elliott, Robert (Persistent Memory)" , Takao Indoh , "sagi@grimberg.me" , "linux-kernel@vger.kernel.org" , "linux-nvme@lists.infradead.org" , "axboe@fb.com" , "hch@lst.de" Subject: Re: [PATCH] nvme: Enable acceleration feature of A64FX processor Message-ID: <20190222170715.GA10237@localhost.localdomain> References: <20190201124615.16107-1-indou.takao@jp.fujitsu.com> <20190201145414.GA22199@localhost.localdomain> <20190205124757.GA28465@esprimo> <20190205143905.GG22199@localhost.localdomain> <20190220094610.GB3559@esprimo> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190220094610.GB3559@esprimo> User-Agent: Mutt/1.9.1 (2017-09-22) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Feb 20, 2019 at 06:46:11PM +0900, Takao Indoh wrote: > On Thu, Feb 14, 2019 at 08:44:48PM +0000, Elliott, Robert (Persistent Memory) wrote: > > * how does this interact with an iommu, if there is one? Must the > > address with bit 56 also be granted permission, or is that > > stripped off before any iommu comparisons? > > The latter. A bit 56 is cleared in Root Port before pass it to iommu. What if the intendend destination is a peer and never hits the root port? Really, though, PCI device vendors need to just use the existing capability as intended and not have arch specific work-arounds. I'm sure nvme can't be the only device class you'd want this behavior.