Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Anson Huang <anson.huang@nxp.com>
To:     "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>,
        "s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
        "kernel@pengutronix.de" <kernel@pengutronix.de>,
        "festevam@gmail.com" <festevam@gmail.com>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "sboyd@kernel.org" <sboyd@kernel.org>,
        "l.stach@pengutronix.de" <l.stach@pengutronix.de>,
        "ccaione@baylibre.com" <ccaione@baylibre.com>,
        Abel Vesa <abel.vesa@nxp.com>,
        "agx@sigxcpu.org" <agx@sigxcpu.org>,
        "baruch@tkos.co.il" <baruch@tkos.co.il>,
        Jacky Bai <ping.bai@nxp.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>
CC:     dl-linux-imx <linux-imx@nxp.com>
Subject: [PATCH V2 1/2] clk: imx8mq: add GPIO clocks to clock tree
Thread-Topic: [PATCH V2 1/2] clk: imx8mq: add GPIO clocks to clock tree
Thread-Index: AQHUyyaGRBH6PMV7RkGGfcdev8mMpA==
Date:   Sat, 23 Feb 2019 03:19:03 +0000
Message-ID: <1550891665-29082-1-git-send-email-Anson.Huang@nxp.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [119.31.174.66]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: ebaf8d05-7fb5-4eb2-cd57-08d6993da91a
x-ms-office365-filtering-ht: Tenant
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(5600110)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060)(7193020);SRVR:DB3PR0402MB3659;
x-ms-traffictypediagnostic: DB3PR0402MB3659:
x-microsoft-exchange-diagnostics: =?iso-8859-1?Q?1;DB3PR0402MB3659;23:X0ofPE9jMxdL+XKG1pmtTCp3+wKiVQtzefSQQ?=
 =?iso-8859-1?Q?Yls5VFyYG5zLXz15qg0Xs5Su9H4ek7Kv2GZT1QsQfrWX+af8ZQEMVGVvU9?=
 =?iso-8859-1?Q?zJu6DaiJ4RhQd+TU0XVip+3oX3s7u91HLdj1A4JtW+v+XvMG/6cmkGz4ic?=
 =?iso-8859-1?Q?g0Fc9LcdkOYnBxcUFzeIWRsnbCdbqWTqvGIJ5RXH8Ndeia6H930hWGvThO?=
 =?iso-8859-1?Q?SHPR8YZj2BPf+GeGkq733/ZA1vXpRiImYFwYS9P6A0ejAcx+F/53BHecOd?=
 =?iso-8859-1?Q?qsAkskYHN/yRFICGOLtR4cgALMsyTKZK4KDhNJiyuTzZHiX0KkzeAfGbis?=
 =?iso-8859-1?Q?rHQYQf6GP95nzl6mzFn3V9xL0GaHfJNzd+qSm3ecuMt+tiXzYt+NESyQWj?=
 =?iso-8859-1?Q?0PaXj5F1YknwTYAU42+3QhWU0AWQmlCR0bxeg8/rh6/UOuAeQfimWyv/rY?=
 =?iso-8859-1?Q?h9CrBTGmUs5zC3jdC+0l5m/2DcFpbm4RMCfYNN9ST3xOw1SkdOVsPsQnCm?=
 =?iso-8859-1?Q?cj8LIKQeXvEPNieVbNdrRb41gOK0bXqRza++yL1hnHexqV0wa/gtMP/psd?=
 =?iso-8859-1?Q?iCZe5QL8Fggs1QgP/vOAOLqGcfn+ihzHK2sIQ20O17ZJEzfFdflAax034K?=
 =?iso-8859-1?Q?0BTVzlXZeyW6F8vCk+hKykuFeUfQaog968EpmANUp21e+wFRfnBNrkw2Py?=
 =?iso-8859-1?Q?Ho/baOycNIzFdR0mr+T2J9WBH8/b5Flgky0npGfEeeAsFFI4EKAHUMkKrE?=
 =?iso-8859-1?Q?wQLB7qFoIkcBeZURVvNrfs2Nvw2qDOTYh0Ty8QCNiwJwZbDOYwBMzZeN6R?=
 =?iso-8859-1?Q?3INNnJuDdcbI6yuI95z8KJmpxNJMy812xwk7xTyD88UMaq8T+4jQQZCklA?=
 =?iso-8859-1?Q?kL7vx441ta34f7H9Onxc2tNX1ANvtDnOBVBFn+x5wyvSR/BsE0BHkFpWUE?=
 =?iso-8859-1?Q?QMYqw/BmLv6cH4AHPB/Nd+QFVqKmYaOoPcsB9giQf/3bT2bpddX0hN5Mwu?=
 =?iso-8859-1?Q?3Bedj2PjmsdUGk4/ZXdkbKkYpWERNg00y0kIaALUUWL33DNw0AiyWDaH2M?=
 =?iso-8859-1?Q?lyR9aBL9ahfCKtHECRG9quT1P6qDGM4koJTPh1WZWppiSIZLmZuEv/BmSs?=
 =?iso-8859-1?Q?nNpuTP2q4vs0O10sANGoOQ9HalzakW8bGaRmKnyO1RBqQZEPOjwlc3+nkE?=
 =?iso-8859-1?Q?hbX937Um8wKpcBYcdlT1jrmVFEd+5kQyv7tjBmwr6XVU/xE7DXfd+HhTz1?=
 =?iso-8859-1?Q?uJqVlhMl1mQm+jNbFnUJhFRMelHJQX2mzbZOZ8Cfn77M6/BPPEHzsmBt15?=
 =?iso-8859-1?Q?yXaY=3D?=
x-microsoft-antispam-prvs: <DB3PR0402MB36597635D59E12B7960EABC0F5780@DB3PR0402MB3659.eurprd04.prod.outlook.com>
x-forefront-prvs: 0957AD37A0
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(396003)(39860400002)(366004)(136003)(346002)(376002)(189003)(199004)(478600001)(14454004)(36756003)(99286004)(26005)(186003)(25786009)(53936002)(7736002)(50226002)(68736007)(86362001)(386003)(2201001)(6512007)(6506007)(2906002)(66066001)(4326008)(6436002)(106356001)(476003)(5660300002)(2501003)(2616005)(8676002)(102836004)(81166006)(8936002)(97736004)(7416002)(6116002)(81156014)(256004)(71200400001)(14444005)(3846002)(486006)(110136005)(316002)(105586002)(71190400001)(52116002)(305945005)(6486002)(921003)(32563001)(1121003);DIR:OUT;SFP:1101;SCL:1;SRVR:DB3PR0402MB3659;H:DB3PR0402MB3916.eurprd04.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1;
received-spf: None (protection.outlook.com: nxp.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: 5RgnqqvrpXUEEfDNsa8ItvgsIKi1IHhhUmPCL3k/rexlSF3jiIdUbcWz6h1Bv3vpVMyBMcBsLF+TE87tuuG7oZpC5wMSPddeIwA5/x2rMET7PlHNm0LOyqLmZxqeyOxuXW87c0WoytLTp0X9rfj3OUQOM0OTnlxEELKCzJav3z3L7OiwAgWodLl8AQNgfi8/dlNCw6ttppGLYQZuQ2JSVrZP4Z4Q43K6ND/uNVa0kI1HkWpgjAmXC0ApWB6TBeFXQi9LQV17z/4IPWTaUY3tVDKWwQB4zslKZoO9dUEVLJLA15L2SUtun0KTfZ6Gz5SwHrWygl9dOO9aPOeiGWMPQtxSlmKn6X8pUfl9udr6YInekQeFbiTYOT/irMNYxW4McnRvjSuoUSr/bqB586IohGEWt7Kfm2Wci1n+KpatkUs=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ebaf8d05-7fb5-4eb2-cd57-08d6993da91a
X-MS-Exchange-CrossTenant-originalarrivaltime: 23 Feb 2019 03:18:57.1624
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0402MB3659
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

i.MX8MQ has clock gate for each GPIO bank, add them
into clock tree for GPIO driver to manage.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
---
No change since V1, just drop 1 patch from V1 patch series.
---
 drivers/clk/imx/clk-imx8mq.c             | 5 +++++
 include/dt-bindings/clock/imx8mq-clock.h | 8 +++++++-
 2 files changed, 12 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c
index 26b57f4..553dcf5 100644
--- a/drivers/clk/imx/clk-imx8mq.c
+++ b/drivers/clk/imx/clk-imx8mq.c
@@ -500,6 +500,11 @@ static int imx8mq_clocks_probe(struct platform_device =
*pdev)
 	clks[IMX8MQ_CLK_ECSPI2_ROOT] =3D imx_clk_gate4("ecspi2_root_clk", "ecspi2=
", base + 0x4080, 0);
 	clks[IMX8MQ_CLK_ECSPI3_ROOT] =3D imx_clk_gate4("ecspi3_root_clk", "ecspi3=
", base + 0x4090, 0);
 	clks[IMX8MQ_CLK_ENET1_ROOT] =3D imx_clk_gate4("enet1_root_clk", "enet_axi=
", base + 0x40a0, 0);
+	clks[IMX8MQ_CLK_GPIO1_ROOT] =3D imx_clk_gate4("gpio1_root_clk", "ipg_root=
", base + 0x40b0, 0);
+	clks[IMX8MQ_CLK_GPIO2_ROOT] =3D imx_clk_gate4("gpio2_root_clk", "ipg_root=
", base + 0x40c0, 0);
+	clks[IMX8MQ_CLK_GPIO3_ROOT] =3D imx_clk_gate4("gpio3_root_clk", "ipg_root=
", base + 0x40d0, 0);
+	clks[IMX8MQ_CLK_GPIO4_ROOT] =3D imx_clk_gate4("gpio4_root_clk", "ipg_root=
", base + 0x40e0, 0);
+	clks[IMX8MQ_CLK_GPIO5_ROOT] =3D imx_clk_gate4("gpio5_root_clk", "ipg_root=
", base + 0x40f0, 0);
 	clks[IMX8MQ_CLK_GPT1_ROOT] =3D imx_clk_gate4("gpt1_root_clk", "gpt1", bas=
e + 0x4100, 0);
 	clks[IMX8MQ_CLK_I2C1_ROOT] =3D imx_clk_gate4("i2c1_root_clk", "i2c1", bas=
e + 0x4170, 0);
 	clks[IMX8MQ_CLK_I2C2_ROOT] =3D imx_clk_gate4("i2c2_root_clk", "i2c2", bas=
e + 0x4180, 0);
diff --git a/include/dt-bindings/clock/imx8mq-clock.h b/include/dt-bindings=
/clock/imx8mq-clock.h
index 04f7ac3..aff3335 100644
--- a/include/dt-bindings/clock/imx8mq-clock.h
+++ b/include/dt-bindings/clock/imx8mq-clock.h
@@ -391,5 +391,11 @@
=20
 #define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK	267
=20
-#define IMX8MQ_CLK_END				268
+#define IMX8MQ_CLK_GPIO1_ROOT			268
+#define IMX8MQ_CLK_GPIO2_ROOT			269
+#define IMX8MQ_CLK_GPIO3_ROOT			270
+#define IMX8MQ_CLK_GPIO4_ROOT			271
+#define IMX8MQ_CLK_GPIO5_ROOT			272
+
+#define IMX8MQ_CLK_END				273
 #endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */
--=20
2.7.4