Received: by 2002:ac0:8845:0:0:0:0:0 with SMTP id g63csp1521380img; Wed, 27 Feb 2019 00:21:20 -0800 (PST) X-Google-Smtp-Source: AHgI3IYOA6btLB4Dv9vACfx7yBI8dEaEZs2C9vnu6S6hoG9hgJtcbrf76zRgDtb2oqwMWDfHjOrK X-Received: by 2002:a62:e216:: with SMTP id a22mr473109pfi.20.1551255680540; Wed, 27 Feb 2019 00:21:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551255680; cv=none; d=google.com; s=arc-20160816; b=exgeqEwG4k4iiln1bA4UVk02xbAlU2oiU/7V2kOoDVybsvdLvqWYf8g7aiKVkFfEQt 7BFO/9DtyxAuzTELxbHsCJnDICaX/wirowp4IrGfjxHOYIbI7aGntkvjsX1s7Wxivi85 UoBghnbTVy/iHDnwJ2z8NqzDzdeXUqchOFosR/caQJA3Ao/LHV5iNspFc7g7tC43mZvs KTrF6DuzYyhTc9vQSIhmGkhSBz1aZhjWVDWMm0io8uZ9gtiZIPYkTda8PqQjEAiMDZAm FknrDrnbqpeUhglT6wBgo7gpmJTskztu9BZM/9n2LRrJsd/x6TBUU7OepqfZ7A64xCWl 6acg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:message-id :date:subject:cc:to:from; bh=x6H2AxFJ0i25RIq9MZQtQbZMIqlFRbYHxx3C9hhyTHY=; b=W1EnSYthOWw9W4p/jHynQQNe9nbRPkZIhrhSRitUOBXgWOuwFuWLIue3uYv9LDUZzL dvVC7bS9RNQ5XuYAT6WeSaTSTBmQi3Jb8NT3YmzlGtQuxl64vhKiH1XDoP20vREZ2Bn1 KddAsKQW5+G0bPxEHpJ8Z9Gc/4MtcpD/XqD6cAax4XCTWUEyj6X8J70XpkEJFBFoITq4 /xQPMnX4AzcCdIssCk6/Po6/wk8JWRUKzUwkJsGBvRVUlljqbWLAxlBNvaaWalaA3ghE dIqZqsK0pJ+8ungtn0DwfirtHQQcR1raciXfktVuOnhe5wNe0u4z7f8RnR8lGUMPhUXj vg6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=kNeU+0VR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j12si14535545plt.115.2019.02.27.00.21.06; Wed, 27 Feb 2019 00:21:20 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=kNeU+0VR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729739AbfB0IUj (ORCPT + 99 others); Wed, 27 Feb 2019 03:20:39 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:7733 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726791AbfB0IUi (ORCPT ); Wed, 27 Feb 2019 03:20:38 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 27 Feb 2019 00:20:37 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 27 Feb 2019 00:20:37 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 27 Feb 2019 00:20:37 -0800 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Feb 2019 08:20:37 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Wed, 27 Feb 2019 08:20:37 +0000 Received: from linux.nvidia.com (Not Verified[10.24.34.185]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 27 Feb 2019 00:20:35 -0800 From: Sameer Pujar To: , , CC: , , , , , Sameer Pujar Subject: [PATCH v3] ARM: tegra: enforce PM requirement Date: Wed, 27 Feb 2019 13:50:28 +0530 Message-ID: <1551255628-4794-1-git-send-email-spujar@nvidia.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1551255637; bh=x6H2AxFJ0i25RIq9MZQtQbZMIqlFRbYHxx3C9hhyTHY=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: MIME-Version:Content-Type; b=kNeU+0VRLYvIu9ruRu6T+6gRBtpvUNK/VNqJJwY7j30mouML/Q1FHLwgZRxwheJ9t MvbtlFXia2A+Z0i+6t0+kubWFFGuifnIhqNflBLL+l81USscEhAwPkYfD+eMwZolrg 3a0NXSkgCgAjTT01R/Vh+MNxc0+Sh615+FZvW02XYHvP5YHFtDKk0I3dHp8behirkV FI6Pvc+S2Abio1oHaBce4+i1Kpi3PPv3Ia/RQidj+R9a+6TV87dc/vwh46/kzqEwMz Ok5MC1I7Ic6t2Y95MOIlsc2LzvOjrcWF28fHtBYcthrUagkRVQPiLJLrrVGppfkUBR Vka9dypv1nZyg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Currently runtime PM is enabled for Tegra HDA driver. One of the concern raised was about handling !PM case in HDA driver. In this case, there is a need to manage clocks and power explicitly in the driver and reviewers were not really convinced about this. The consensus at the end was to enforce PM requirement to keep things simple, rather driver mentioning a dependency on PM. This is how it is done for ARM 64-bit Tegra platforms and the same can be done for 32-bit Tegra platforms too. Finally the objective is to remove dependency on PM availability for all Tegra drivers. The detailed discussion can be found in following patch, https://patchwork.ozlabs.org/patch/1031007/ Signed-off-by: Sameer Pujar Reviewed-by: Thierry Reding Reviewed-by: Jonathan Hunter --- arch/arm/mach-tegra/Kconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/mach-tegra/Kconfig b/arch/arm/mach-tegra/Kconfig index 7f3b83e..51a8fa3 100644 --- a/arch/arm/mach-tegra/Kconfig +++ b/arch/arm/mach-tegra/Kconfig @@ -10,6 +10,7 @@ menuconfig ARCH_TEGRA select HAVE_ARM_SCU if SMP select HAVE_ARM_TWD if SMP select PINCTRL + select PM select PM_OPP select ARCH_HAS_RESET_CONTROLLER select RESET_CONTROLLER -- 2.7.4