Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp305618imb; Fri, 1 Mar 2019 00:50:16 -0800 (PST) X-Google-Smtp-Source: APXvYqyP5noGIyPm8YaKRlxZy9gbQQfOBLAFBaP37wnzSeXwcLXuuBPjVddZr5bU5lmibY9cyJ8o X-Received: by 2002:a17:902:bb90:: with SMTP id m16mr4414822pls.49.1551430216036; Fri, 01 Mar 2019 00:50:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551430216; cv=none; d=google.com; s=arc-20160816; b=mcTY7/bJat1t5O9p4dyTNhwcqTYM+TOk5pJeGz+bLuHrWPaJpp2LJNoUE6pysC6hem 7yVWj+Mr4GxqcNK4BSn1gn/JwcwBoMRqHffhykO+ojjOPfcSDK0HpD4w3GagN2eT8dUC qMf0Ns7ouYvBtHxLEOUF3sP/wCW87escRY622RunwIuVWwGORv2sn1Sig6+vqyyjppSj mMHSxkZvSjLmO49Ovew0A/uUntGi6PkLnZS4V8CZ7G45o9OQfOWtHjYLWu98PdHvo6yb OE25WSu1lXz5O9byXroLvZ7H2cvbt9Mk6hRwY3OKYIxe7JY0e9Ql1tTAzEnvBXOUptCZ noxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=C4WUnbVS+lfBR3D9tzjoF/6GeW/1NT9aSWeOqPttDSs=; b=AONPkiJml9wsCj6x8GnUG9neszo8SOL/6tXyMm9Zb+YgwMQyCVxKGZQZ/7XIleyGXh hlC+MOYKjYQgXvNJ+Z8TH4tRINXlf+T5LMPR0zVZY6MdgTGDRvzBP/8NrR9VYhdbV89n lrCNbMjkk1MRtuzSMsVNrinhxNvbMFmLXilZa/KDD+1XFAtr/2cRSQdmby1AeD9bbBni 9tWy6vtAYUigUHs/vmUpAyfOgdSrdxmR/0YIRU247EALwm52sxpP8KhXLQb2IGhJzI9t cXhiBfm3QugzfFi6PRINN+AMw1CQWKo9cX15sDmndTPkt1oC+dUUIESs1w2iKMCiT+2X 6n/A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d16si20301786pgi.148.2019.03.01.00.50.01; Fri, 01 Mar 2019 00:50:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733224AbfCAIsU (ORCPT + 99 others); Fri, 1 Mar 2019 03:48:20 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:21752 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1733100AbfCAIsS (ORCPT ); Fri, 1 Mar 2019 03:48:18 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x218lESf021269; Fri, 1 Mar 2019 09:48:07 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2qtv6dajft-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 01 Mar 2019 09:48:07 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9D1CE34; Fri, 1 Mar 2019 08:48:03 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 011072B18; Fri, 1 Mar 2019 08:48:02 +0000 (GMT) Received: from SAFEX1HUBCAS23.st.com (10.75.90.47) by SAFEX1HUBCAS21.st.com (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 1 Mar 2019 09:48:02 +0100 Received: from lmecxl0923.lme.st.com (10.48.0.237) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 1 Mar 2019 09:48:02 +0100 From: Ludovic Barre To: Rob Herring , Mark Rutland CC: Maxime Coquelin , Alexandre Torgue , , , , , Ludovic Barre Subject: [PATCH 3/7] ARM: dts: stm32: add sdmmc1 support on stm32h743i eval board Date: Fri, 1 Mar 2019 09:47:44 +0100 Message-ID: <1551430068-9456-4-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1551430068-9456-1-git-send-email-ludovic.Barre@st.com> References: <1551430068-9456-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-03-01_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds sdmmc1 support on stm32h743i eval board. This board has an external driver to control signal direction polarity. Signed-off-by: Ludovic Barre --- arch/arm/boot/dts/stm32h743-pinctrl.dtsi | 68 ++++++++++++++++++++++++++++++++ arch/arm/boot/dts/stm32h743i-eval.dts | 23 ++++++++++- 2 files changed, 90 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/stm32h743-pinctrl.dtsi b/arch/arm/boot/dts/stm32h743-pinctrl.dtsi index 24be8e6..98051a8 100644 --- a/arch/arm/boot/dts/stm32h743-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32h743-pinctrl.dtsi @@ -173,6 +173,74 @@ }; }; + sdmmc1_b4_pins_a: sdmmc1-b4-0 { + pins { + pinmux = , /* SDMMC1_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + , /* SDMMC1_CK */ + ; /* SDMMC1_CMD */ + slew-rate = <3>; + drive-push-pull; + bias-disable; + }; + }; + + sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 { + pins1 { + pinmux = , /* SDMMC1_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + ; /* SDMMC1_CK */ + slew-rate = <3>; + drive-push-pull; + bias-disable; + }; + pins2{ + pinmux = ; /* SDMMC1_CMD */ + slew-rate = <3>; + drive-open-drain; + bias-disable; + }; + }; + + sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 { + pins { + pinmux = , /* SDMMC1_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + , /* SDMMC1_CK */ + ; /* SDMMC1_CMD */ + }; + }; + + sdmmc1_dir_pins_a: sdmmc1-dir-0 { + pins1 { + pinmux = , /* SDMMC1_D0DIR */ + , /* SDMMC1_D123DIR */ + ; /* SDMMC1_CDIR */ + slew-rate = <3>; + drive-push-pull; + bias-pull-up; + }; + pins2{ + pinmux = ; /* SDMMC1_CKIN */ + bias-pull-up; + }; + }; + + sdmmc1_dir_sleep_pins_a: sdmmc1-dir-sleep-0 { + pins { + pinmux = , /* SDMMC1_D0DIR */ + , /* SDMMC1_D123DIR */ + , /* SDMMC1_CDIR */ + ; /* SDMMC1_CKIN */ + }; + }; + usart1_pins: usart1@0 { pins1 { pinmux = ; /* USART1_TX */ diff --git a/arch/arm/boot/dts/stm32h743i-eval.dts b/arch/arm/boot/dts/stm32h743i-eval.dts index 3f8e0c4..eb5e0d4 100644 --- a/arch/arm/boot/dts/stm32h743i-eval.dts +++ b/arch/arm/boot/dts/stm32h743i-eval.dts @@ -69,13 +69,20 @@ regulator-always-on; }; + v2v9_sd: regulator-v2v9_sd { + compatible = "regulator-fixed"; + regulator-name = "v2v9_sd"; + regulator-min-microvolt = <2900000>; + regulator-max-microvolt = <2900000>; + regulator-always-on; + }; + usbotg_hs_phy: usb-phy { #phy-cells = <0>; compatible = "usb-nop-xceiv"; clocks = <&rcc USB1ULPI_CK>; clock-names = "main_clk"; }; - }; &adc_12 { @@ -104,6 +111,20 @@ status = "okay"; }; +&sdmmc1 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a &sdmmc1_dir_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a &sdmmc1_dir_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a &sdmmc1_dir_sleep_pins_a>; + broken-cd; + st,sig-dir; + st,neg-edge; + st,use-ckin; + bus-width = <4>; + vmmc-supply = <&v2v9_sd>; + status = "okay"; +}; + &usart1 { pinctrl-0 = <&usart1_pins>; pinctrl-names = "default"; -- 2.7.4