Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp518489imb; Fri, 1 Mar 2019 06:55:58 -0800 (PST) X-Google-Smtp-Source: AHgI3IbJLXplxF4wEziaYO4zhTi0AJjljRpp0mXIHW4f/ZrGARiruiuf7ca0iGZWt+yISIsF/sMr X-Received: by 2002:aa7:9255:: with SMTP id 21mr6023576pfp.8.1551452158355; Fri, 01 Mar 2019 06:55:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551452158; cv=none; d=google.com; s=arc-20160816; b=O+SCxFaOsi8r4f+cM4VSa8ufrsHHziPUdki5lt4DOr6Zgc3+bsxGVMtRKHlBE4F//Y wq2NMaDrSWZve0My8OovxxSxk4Rc22HNu5KgZgyocpesy0UPAKq8pQlC2GNjShlybYNY IhwPlGXKzK6yNucK2G+U8N61OHPGilkH+VV19r9o0Mx320w2XBAimpsX0tBNiQ8IRLe7 ntKI3nlPPxiKUWHduhxRGNEqjDfJH0h6eTaB/K8NQlAwiT8ChWRRTQnoasCzNA53h8Yw R+RMw0miNx7D+vqfoaqNcAaKJmoR7is8CsEWuVZ8v4Oil08MQh2WaN2disKwn81SQ/81 cUfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=6V8wYlEm62dpj70ZsQrG4oTgDXUMYz7IDyyqa7kH4VU=; b=QoqUvkHk9I+/+MxX6K2dakJrtXLz/BgUUWTjb3d3OCvqNauUn2Ojc36QqKOg0eIh0y 624hfGFcsul1LHlfDhvxm2YG9OYbw5XZPX5KXZ48kIZbmWvNdVGa6DS0OsKiYuOPWNJQ LmkHeDboMv6F6QuFfHFWwnUX0nlCWwk66dVosW5ccMHk4QmtRWcwiAG+NivaR8ojDd53 I3IjgVjJCBBKTWUKQrDfhgd5vV6C2fVB+lW94Po+13PKAG43/tcmVy6r6G/tjN2TGzFb NDi8jz6Ra3UuP/8Sc5SFSsIM7OfiS1vsv8kFpbnkZWX/lMqbqcbCoxughzRo8eMubSjJ TKpQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z19si19902604plo.322.2019.03.01.06.55.42; Fri, 01 Mar 2019 06:55:58 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388811AbfCAOxL (ORCPT + 99 others); Fri, 1 Mar 2019 09:53:11 -0500 Received: from mga04.intel.com ([192.55.52.120]:11229 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728171AbfCAOxL (ORCPT ); Fri, 1 Mar 2019 09:53:11 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 01 Mar 2019 06:53:10 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.58,427,1544515200"; d="scan'208";a="138262931" Received: from mylly.fi.intel.com (HELO [10.237.72.68]) ([10.237.72.68]) by orsmga002.jf.intel.com with ESMTP; 01 Mar 2019 06:53:08 -0800 Subject: Re: [PATCH v5 2/2] i2c: designware: Add support for an interface clock To: Gareth Williams , Andy Shevchenko , Mika Westerberg , linux-i2c@vger.kernel.org Cc: Phil Edworthy , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org References: <1551361930-24434-1-git-send-email-gareth.williams.jx@renesas.com> <1551361930-24434-3-git-send-email-gareth.williams.jx@renesas.com> From: Jarkko Nikula Message-ID: <080b8edd-168e-d71a-b4c2-985460a51e53@linux.intel.com> Date: Fri, 1 Mar 2019 16:53:07 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.5.1 MIME-Version: 1.0 In-Reply-To: <1551361930-24434-3-git-send-email-gareth.williams.jx@renesas.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2/28/19 3:52 PM, Gareth Williams wrote: > From: Phil Edworthy > > The Synopsys I2C Controller has an interface clock, but most SoCs hide > this away. However, on some SoCs you need to explicitly enable the > interface clock in order to access the registers. Therefore, add > support for an optional interface clock. > > Signed-off-by: Phil Edworthy > Signed-off-by: Gareth Williams > Acked-by: Wolfram Sang > --- > v5: > - Updated comments to reference "interface clock" instead of > "peripheral clock". > - Corrected spelling in commit message, changing "explicity" to > "explicitly". > v4: > - Updated comments to reference "peripheral clock" > instead of "bus clock". > - Added Wolfram's Acked-by > v3: > - busclk renamed to pclk. > - Added comment with dw_i2c_dev struct definition describing pclk. > - Added enable rollback of first clock if second fails to enable. > v2: > - Use new devm_clk_get_optional() function as it simplifies handling when > the optional clock is not present. > --- > drivers/i2c/busses/i2c-designware-common.c | 18 ++++++++++++++++-- > drivers/i2c/busses/i2c-designware-core.h | 2 ++ > drivers/i2c/busses/i2c-designware-platdrv.c | 5 +++++ > 3 files changed, 23 insertions(+), 2 deletions(-) > Build & boot tested on linux-next that has the required commit 60b8f0ddf1a9 ("clk: Add (devm_)clk_get_optional() functions"). Acked-by: Jarkko Nikula Tested-by: Jarkko Nikula