Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp664476imb; Fri, 1 Mar 2019 10:33:39 -0800 (PST) X-Google-Smtp-Source: APXvYqwo/aL9dvIcvc7g+dp1/GIcs9bSdhLrcIJ/0q2lkoXG22jKL0R4Whi0iUzbgCPe3oVljl4i X-Received: by 2002:a17:902:2aaa:: with SMTP id j39mr6993594plb.335.1551465219041; Fri, 01 Mar 2019 10:33:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551465219; cv=none; d=google.com; s=arc-20160816; b=mBfEUsf6d0wkXEGFkSEJdBDgB4P41K2oW9N9EQAZZv9zChQVRvrXGJZf63N/PoRg5F QaMZW6rBPGZLm219jeishqJG5bwIK+tA6QuclfyWsWgSqG3SJpW5W0Ay4Lap90gESFVZ uE5dsnCbn5LuORsSEqzyjRDeJOlSy2CGg5eObd+xMbksg49VziDqj+AkD8S5jdoB8a5q wvTfXJGjv0oSLoUX/4CiWje2Gc0fSglEi05iGrZa4+NcfRC41LkRANj5IaFDnfyaQgYB XwqIwJVbUbvNG/2j0drIb0gdWZgb8V1mMijYDcUyV/tQxxQk8sIJKduG676Hs2ixx5oo ctTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=DYJALqTkK8dw+tnUu/Y6Lcz4IbaSSOr7cCbMMO3uLDs=; b=C825O2tTDQLzXIWrHLbdoHu8LQBJM9KHsleg8K2wsrrGyYoz2wd+eKPoTwY3UlAFpz Ame87iBwFcV2OL/D04Y7l8eDlXjbRz8MnWXn7XtOC9UaDWY7gPFcQBuZIi0l2M7beD41 +HW0vT+HpEgAr7l6RVjkwbmSesHk+zvp7QvHBH0PMGYW+PwweLEZ3z00PL5oUmG0CM4w WtboHEaAfJFXjM1GYGvL2/ZnyJ6pb68UhdmS4zSfbj1QXuZMss9gQyMH9zCzfCDFGhRG IXuyHdH8aj3ZmpNGepP3CBc0wIn1IsZgykAlddLwTjmDhuazTE+4MW91SZZC3L9bQRtC 6UIw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f11si21512189pgm.575.2019.03.01.10.33.24; Fri, 01 Mar 2019 10:33:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388441AbfCASRt convert rfc822-to-8bit (ORCPT + 99 others); Fri, 1 Mar 2019 13:17:49 -0500 Received: from gloria.sntech.de ([185.11.138.130]:58312 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728212AbfCASRt (ORCPT ); Fri, 1 Mar 2019 13:17:49 -0500 Received: from p57b77bb0.dip0.t-ipconnect.de ([87.183.123.176] helo=phil.localnet) by gloria.sntech.de with esmtpsa (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.89) (envelope-from ) id 1gzmis-0005RF-Gk; Fri, 01 Mar 2019 19:17:26 +0100 From: Heiko Stuebner To: Christoph Muellner Cc: robh+dt@kernel.org, mark.rutland@arm.com, shawn.lin@rock-chips.com, ulf.hansson@linaro.org, adrian.hunter@intel.com, Philipp Tomsich , Michal Simek , Douglas Anderson , Enric Balletbo i Serra , Viresh Kumar , Jeffy Chen , Shunqian Zheng , Ezequiel Garcia , Randy Li , Tony Xie , Vicente Bergas , Klaus Goger , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Subject: Re: [PATCH 1/3] dt-bindings: mmc: Add DTS property to disable DCMDs on Arasan controllers Date: Fri, 01 Mar 2019 19:17:25 +0100 Message-ID: <9535423.1mel94qINy@phil> In-Reply-To: <20190301164349.60589-1-christoph.muellner@theobroma-systems.com> References: <20190301164349.60589-1-christoph.muellner@theobroma-systems.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8BIT Content-Type: text/plain; charset="iso-8859-1" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Freitag, 1. M?rz 2019, 17:43:45 CET schrieb Christoph Muellner: > Direct commands (DCMDs) are an optional feature of eMMC 5.1's command > queue engine (CQE). The Arasan eMMC 5.1 controller uses the CQHCI, > which exposes a control register bit to enable the feature. > The current implementation sets this bit unconditionally. > > This patch allows to surpress the feature activation, > by specifying the property disable-cqe-dcmd. > > Signed-off-by: Christoph Muellner > Signed-off-by: Philipp Tomsich Patch subject is needs improvement :-) . I did scratch my head a lot regarding "where is the code change" until I actually looked into the patch itself, so you probably want mmc: sdhci-of-arasan: Add DTS property to disable DCMDs or similar instead of "dt-bindings: ..." here to match the subsystem. Heiko > --- > drivers/mmc/host/sdhci-of-arasan.c | 5 ++++- > 1 file changed, 4 insertions(+), 1 deletion(-) > > diff --git a/drivers/mmc/host/sdhci-of-arasan.c b/drivers/mmc/host/sdhci-of-arasan.c > index c9e3e050ccc8..88dc3f00a5be 100644 > --- a/drivers/mmc/host/sdhci-of-arasan.c > +++ b/drivers/mmc/host/sdhci-of-arasan.c > @@ -832,7 +832,10 @@ static int sdhci_arasan_probe(struct platform_device *pdev) > host->mmc_host_ops.start_signal_voltage_switch = > sdhci_arasan_voltage_switch; > sdhci_arasan->has_cqe = true; > - host->mmc->caps2 |= MMC_CAP2_CQE | MMC_CAP2_CQE_DCMD; > + host->mmc->caps2 |= MMC_CAP2_CQE; > + > + if (!of_property_read_bool(np, "disable-cqe-dcmd")) > + host->mmc->caps2 |= MMC_CAP2_CQE_DCMD; > } > > ret = sdhci_arasan_add_host(sdhci_arasan); >