Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp1606042imb; Sat, 2 Mar 2019 23:51:45 -0800 (PST) X-Google-Smtp-Source: APXvYqwtJbzevGcfEiaPtm5ay9XybdQnEfOqO7rSa7tls6zdTLtnXqHefnDBQVh+rvOV9L9uxYsK X-Received: by 2002:a17:902:2aa8:: with SMTP id j37mr13687554plb.226.1551599505619; Sat, 02 Mar 2019 23:51:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551599505; cv=none; d=google.com; s=arc-20160816; b=Su4eFDu/MQWEkZLbmzU6+a0cUTC1RSMSIWwNvreiKSepFoxb8PiabQeBv58ocdalwJ A4+lnB6LZWgKyJVYYOJDIyr+Izt/gaUkz2AAYutvKL7TfA3F3Ol8J054cu+EOVHlOFf9 jhEYMTRmmnBIMzbeYlanIVtoNwXenHbn/avlO/YWMJItcgHn4nZc+3bMFV3Lg0z1ki9k nj3WR4x0lJTK4OE/LnsJ5kIRlB6XdkOxZGWm536Sn7puQtlIWs1bonDZSPqTIe09Dh5/ 5sIwXrUCUWT2Wa0JHa9uXKiPsg5P0ACRpbH0RJA5//7mePVJumWMkDz9EdlQ8HWmNoIh Qqtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=lo/y4LVrDbirngV8ZQJtGQjH8jQRyE53ymUz3wq08xM=; b=tfvUfHOoZ9PetUh69pBVlO3n4KTH8HT6VuiJPZp9X6pTaH+EtMyVauzkA6Oh71TF1n 0SpvhdQxxwMmuXu3/2nrjDoRhG4YIFK7LIFfG+cilaOdxze+MPbx0o02vd0Ydrnpinfc zg0ZylBxQ5TErSuh1jxzZMqlXpPOSBO6yF6yXU7QN3iQY3TjXOSdgo3OknAvoVfgcvWD m2TXjHgv4J7IgmWNtkanKp7Y9yILE0CfJWvHFpdhwS63yXzt0bwYOC5ER+zNPts0Fctf RmrbhQA6mz7ElfHRBvoo6Bu3QkKGH1/kEGBdfZxMOe05/5JUFJldirkWMgHlsh4HhMYw o1tA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=DUIWBaz+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o32si2539615pld.163.2019.03.02.23.51.30; Sat, 02 Mar 2019 23:51:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=DUIWBaz+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726136AbfCCHui (ORCPT + 99 others); Sun, 3 Mar 2019 02:50:38 -0500 Received: from mail-pl1-f194.google.com ([209.85.214.194]:46368 "EHLO mail-pl1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725877AbfCCHuh (ORCPT ); Sun, 3 Mar 2019 02:50:37 -0500 Received: by mail-pl1-f194.google.com with SMTP id c17so1010993plz.13; Sat, 02 Mar 2019 23:50:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=lo/y4LVrDbirngV8ZQJtGQjH8jQRyE53ymUz3wq08xM=; b=DUIWBaz+2lKKv6q0nv8pC3fyrnsY34azOHBaXezmQKXHeQD2YAnoC5RBC5qUByNMPK JnYIOqukzlP3M45D3Q9qezSgvkYLRBGOr/3MHW5q7IWTwteW5J9uu2F40LWc2+hlyR8p RcC31sR7NhgEUoUU4CQlz9Y/j/OfB9NXeTVm73iEp4iNYaX2adLNCUFCKA/ODB2PsEXE XkgkIuzS1KMjSsdVEhD0cmB4+6peSimwdQh8AJUAbNHS1g2H+EL5vnqZEUhtsxhIuaN7 KRj6GfYbqd55FcACa2OcbdrY2c64ApvqvrK0zJaizSPScZG/0b6k9ntNmlCYSAWFaG8u vCsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=lo/y4LVrDbirngV8ZQJtGQjH8jQRyE53ymUz3wq08xM=; b=VmcLzjx7m3aU4jgpy4pDoKl9ner0CAeFgrmxhVLECLb8bOMghRdYS4r24HHNob/qnw ins/4MafbvVjwScC7Il9cZ78aUOTM2J//2GVuW2O9iA1FvNlXwPEYtJLjbrUvSYua6Ob UDeOfhRn5tGL87eYO4mX+Do7ILLDWQbihoYVaFL3TMUgF72rSWZx9ZF+6WSOeFpJwO6d hPuXb0gR8QzQb3uvt66QlG6WUPVZOwdvQ8TmNJGsxvsJ2T5u2DCJdh316uxYGT7m4geY mHBoO84jzLZ6/Pt+NvNnXi2rIxpWrLT5tH3r+gH/buaPgDryEWGaO3se2A8/JFLwRhGM fLxA== X-Gm-Message-State: APjAAAW5MQLvWOWgzLW34forD8j3Sjl3MwziYZBQobJo1fP+MhNtGZK4 Pvm8hqW3qBzyHuW9G0GUK9E= X-Received: by 2002:a17:902:76c8:: with SMTP id j8mr4554264plt.18.1551599436777; Sat, 02 Mar 2019 23:50:36 -0800 (PST) Received: from localhost.localdomain ([2001:268:c0a5:3b5c:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id n15sm2008926pfi.173.2019.03.02.23.50.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 02 Mar 2019 23:50:36 -0800 (PST) From: William Breathitt Gray To: linus.walleij@linaro.org Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, bgolaszewski@baylibre.com, linux-arm-kernel@lists.infradead.org, William Breathitt Gray Subject: [PATCH v9 8/9] gpio: pcie-idio-24: Utilize for_each_set_clump8 macro Date: Sun, 3 Mar 2019 16:51:25 +0900 Message-Id: X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-pcie-idio-24.c | 111 ++++++++++++------------------- 1 file changed, 42 insertions(+), 69 deletions(-) diff --git a/drivers/gpio/gpio-pcie-idio-24.c b/drivers/gpio/gpio-pcie-idio-24.c index 52f1647a46fd..2ceff1f5d8fd 100644 --- a/drivers/gpio/gpio-pcie-idio-24.c +++ b/drivers/gpio/gpio-pcie-idio-24.c @@ -198,52 +198,35 @@ static int idio_24_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); - unsigned long port_state; + unsigned int offset; + unsigned long gpio_mask; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23, &idio24gpio->reg->in0_7, &idio24gpio->reg->in8_15, &idio24gpio->reg->in16_23, }; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned long port_state; const unsigned long out_mode_mask = BIT(1); /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports) + 1; i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; /* read bits from current gpio port (port 6 is TTL GPIO) */ - if (i < 6) - port_state = ioread8(ports[i]); + if (index < 6) + port_state = ioread8(ports[index]); else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) port_state = ioread8(&idio24gpio->reg->ttl_out0_7); else port_state = ioread8(&idio24gpio->reg->ttl_in0_7); - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + port_state &= gpio_mask; + + bitmap_set_value8(bits, ngpio, port_state, offset); } return 0; @@ -294,59 +277,49 @@ static void idio_24_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - unsigned long bits_offset; + unsigned int offset; unsigned long gpio_mask; - const unsigned int gpio_reg_size = 8; - const unsigned long port_mask = GENMASK(gpio_reg_size, 0); - unsigned long flags; - unsigned int out_state; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23 }; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned int bitmask; + unsigned long flags; + unsigned int out_state; const unsigned long out_mode_mask = BIT(1); - const unsigned int ttl_offset = 48; - const size_t ttl_i = BIT_WORD(ttl_offset); - const unsigned int word_offset = ttl_offset % BITS_PER_LONG; - const unsigned long ttl_mask = (mask[ttl_i] >> word_offset) & port_mask; - const unsigned long ttl_bits = (bits[ttl_i] >> word_offset) & ttl_mask; - - /* set bits are processed a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* check if any set bits for current port */ - gpio_mask = (*mask >> bits_offset) & port_mask; - if (!gpio_mask) { - /* no set bits for this port so move on to next port */ - continue; - } - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; - /* process output lines */ - out_state = ioread8(ports[i]) & ~gpio_mask; - out_state |= (*bits >> bits_offset) & gpio_mask; - iowrite8(out_state, ports[i]); + bitmask = bitmap_get_value8(bits, ngpio, offset) & gpio_mask; - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); - } + raw_spin_lock_irqsave(&idio24gpio->lock, flags); - /* check if setting TTL lines and if they are in output mode */ - if (!ttl_mask || !(ioread8(&idio24gpio->reg->ctl) & out_mode_mask)) - return; + /* read bits from current gpio port (port 6 is TTL GPIO) */ + if (index < 6) { + out_state = ioread8(ports[index]); + } else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) { + out_state = ioread8(&idio24gpio->reg->ttl_out0_7); + } else { + /* skip TTL GPIO if set for input */ + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + continue; + } - /* handle TTL output */ - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + /* set requested bit states */ + out_state &= ~gpio_mask; + out_state |= bitmask; - /* process output lines */ - out_state = ioread8(&idio24gpio->reg->ttl_out0_7) & ~ttl_mask; - out_state |= ttl_bits; - iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); + /* write bits for current gpio port (port 6 is TTL GPIO) */ + if (index < 6) + iowrite8(out_state, ports[index]); + else + iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + } } static void idio_24_irq_ack(struct irq_data *data) -- 2.21.0