Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp2341725imb; Mon, 4 Mar 2019 02:37:23 -0800 (PST) X-Google-Smtp-Source: APXvYqxZgMHc+xZo76ZIysHAaZnS/xJZD44ZD5EKCmSGs2lbdtK6760E05QlGviScN23REXkZMf1 X-Received: by 2002:a17:902:a03:: with SMTP id 3mr20126119plo.306.1551695843433; Mon, 04 Mar 2019 02:37:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551695843; cv=none; d=google.com; s=arc-20160816; b=fAkN3uZccR/Pkpkf9H8Dyqaqq7GoEI4UXzEUD2Id0dz6I1PEoqyqQNMiIwRnpfyBV1 QhrPwx1LWh4BGHfWFk8gaU2N2sbjis+tYD8GNIsSEKrg66sQDRmRuRVuqCLoqzFmbQ6t bQbd5C0O+dWKUvh0b2BG3xOR4iK7sb37LyHqcy5hCUN3Y6DyR4De4QgaHnN/BNntC67T EMBXXbVRaYIWHZrsVV1E+zb00vVc9tmpq9h25fQxNfBA9srjWhDAovVreeebdYcQDrUF SW+j//uzuDWDt2pNF+BwR5fu4UImrmKTU9QRaC60XtsZiWvOV0O+sDi21DgDP4oZ/hUf R8mw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=NrbPh9jzdvV3vXDh3gtCSFgQspTlP3BBlshg4D352Gg=; b=fflFmcHhDfpA7ra16H3afYwL1ydkdG2HIQ0uAUNxoZdqKvcDhiEi1jFi4XPpQEluu3 uBDOfdH57O34qEappkZtqHrLr4WQ5Ku8XgLAEiylT14o0WMmK1fZMJUu7aepGpJvfdYO ZMXkil4IZTbQHpVQLKkphGdLUFtCz4bwyapja3Vtqzl2C9DryFLRCpuFWvCBIr/Ua49v QY6x+ur1vJKIHHIG8dWqYNBTlD9gTBcRhZva4yvcMJBmXqWC4pWMb5NoVW0/5H/tM1yt huqQY3f8DJRwhdwscFoC/OjBMNAiD/a0K5DWO1xhHttbPxGqKAZUhJsGu0hDPuMNqECB 21cw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cm2si5512817plb.327.2019.03.04.02.37.08; Mon, 04 Mar 2019 02:37:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726308AbfCDKfY convert rfc822-to-8bit (ORCPT + 99 others); Mon, 4 Mar 2019 05:35:24 -0500 Received: from relay8-d.mail.gandi.net ([217.70.183.201]:39489 "EHLO relay8-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726285AbfCDKfY (ORCPT ); Mon, 4 Mar 2019 05:35:24 -0500 X-Originating-IP: 90.88.147.150 Received: from xps13 (aaubervilliers-681-1-27-150.w90-88.abo.wanadoo.fr [90.88.147.150]) (Authenticated sender: miquel.raynal@bootlin.com) by relay8-d.mail.gandi.net (Postfix) with ESMTPSA id E74CC1BF204; Mon, 4 Mar 2019 10:35:19 +0000 (UTC) Date: Mon, 4 Mar 2019 11:35:19 +0100 From: Miquel Raynal To: Paul Cercueil Cc: David Woodhouse , Brian Norris , Boris Brezillon , Marek Vasut , Richard Weinberger , Rob Herring , Mark Rutland , Harvey Hunt , linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v4 8/9] mtd: rawnand: ingenic: Add support for the JZ4725B Message-ID: <20190304113519.2e102b25@xps13> In-Reply-To: <20190209192305.4434-8-paul@crapouillou.net> References: <20190209192305.4434-1-paul@crapouillou.net> <20190209192305.4434-8-paul@crapouillou.net> Organization: Bootlin X-Mailer: Claws Mail 3.17.1 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Paul, Paul Cercueil wrote on Sat, 9 Feb 2019 16:23:04 -0300: > The boot ROM of the JZ4725B SoC expects a specific OOB layout on the > NAND, so we use it unconditionally in the ingenic-nand driver. > > Also add the jz4725b-bch driver to support the JZ4725B-specific BCH > hardware. > > Signed-off-by: Paul Cercueil > --- > > Changes: > > v2: Instead of forcing the OOB layout, leave it to the board code or > devicetree to decide if the jz4725b-specific layout should be used > or not. > > v3: - Revert the change in v2, as the previous behaviour was correct. > - Also add support for the hardware BCH of the JZ4725B in this > patch. > > v4: - Add MODULE_* macros > - Add tweaks suggested by upstream feedback > > drivers/mtd/nand/raw/ingenic/Kconfig | 10 + > drivers/mtd/nand/raw/ingenic/Makefile | 1 + > drivers/mtd/nand/raw/ingenic/ingenic_nand.c | 48 ++++- > drivers/mtd/nand/raw/ingenic/jz4725b_bch.c | 292 ++++++++++++++++++++++++++++ > 4 files changed, 350 insertions(+), 1 deletion(-) > create mode 100644 drivers/mtd/nand/raw/ingenic/jz4725b_bch.c > [...] > +static int jz4725b_calculate(struct ingenic_ecc *bch, > + struct ingenic_ecc_params *params, > + const u8 *buf, u8 *ecc_code) > +{ > + int ret; > + > + mutex_lock(&bch->lock); > + ret = jz4725b_bch_init(bch, params, true); I really don't like this bch_init name. A BCH initialization is what is supposed to be done only once (probably at boot time), can you find a better name or a better organization of the correct/calculate path? > + if (ret) { > + dev_err(bch->dev, "Unable to init BCH with given parameters\n"); > + goto out_disable; > + } > + > + jz4725b_bch_write_data(bch, buf, params->size); > + > + ret = jz4725b_bch_wait_complete(bch, BCH_BHINT_ENCF, NULL); > + if (ret) { > + dev_err(bch->dev, "timed out while calculating ECC\n"); > + goto out_disable; > + } > + > + jz4725b_bch_read_parity(bch, ecc_code, params->bytes); > + > +out_disable: > + jz4725b_bch_disable(bch); > + mutex_unlock(&bch->lock); > + > + return ret; > +} > + [...] Thanks, Miquèl