Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp3314128imb; Tue, 5 Mar 2019 06:26:27 -0800 (PST) X-Google-Smtp-Source: APXvYqyD6Bj9ta82vNROTPbf/ye79PqfujyG5nBiSasVnzMoKxsLd+dLSSyJ/g/G4yLShEhw3dmu X-Received: by 2002:a17:902:7082:: with SMTP id z2mr1410051plk.251.1551795986967; Tue, 05 Mar 2019 06:26:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551795986; cv=none; d=google.com; s=arc-20160816; b=Wo+HWBh7JnPeHhPrGavRswePY+zUAEpCCcJF001JdxjXehnJVocRkXv5sw5LlNBL3n e2kXJ5q116t6e0V2Wx+SPMhlDOjg/LB58fxefBthV7sOmVir7l2PD16ycwKHliCOxQdY yWSRjjL4HN2E2eIG7jZFdGYp6+pzQ7OgGRNrZvKrZ1fKdsG9WNWTn4EO0OSiyJwKDDQu VUc0Jf3nzuDk1SpSew1i2yDjWSYiNd40blwByrtjksthqZQMFBdVhFNj728ZUlOMHyeS IzMUnbMOZoQOSdTL/prCnE9PBeNydVGQfAGK+7BK06sYiviHKW3Loqnwf7jAFHMzvsUA iwWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=iAOrH6TRiNgkJftH3TVc++iGN+XGyTMpNcWJXbOiKpg=; b=w7Q6ZkM71LZ9EGxm0MlPvKFtPGvO7MAOjEsbZtktQUTr2/GbWOpd2vC0Z6en4VejF5 xYpGHJRtPpXd4WUIYDbbH5QGLd1WT5bPY35m4HZ4lnoCNLxpO3hI6KXQgzbDbmPLH6sk qpB8+0D9K0RkFae2anq5dQQ5MgIhmAuGF7TMFz1dDIXBlynVzc9vS4YA5k8vRQfrVrzx NbFvmnfzjxr3fyXe/qDE0QuIE1MQ6kPZ8Usaauf4bA76znqOyje0QmpKW2cqNg07x9gN dAq+DKK64lEuF2xo5toQImrC0ktd7Y1jC5/8UNRZLeGIBbfJ9im5yvDizxnWT9C7ABXv xA0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=OTsWbrfp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o188si8242832pga.297.2019.03.05.06.26.11; Tue, 05 Mar 2019 06:26:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=OTsWbrfp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728210AbfCEOH0 (ORCPT + 99 others); Tue, 5 Mar 2019 09:07:26 -0500 Received: from mail-pg1-f194.google.com ([209.85.215.194]:45675 "EHLO mail-pg1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726757AbfCEOH0 (ORCPT ); Tue, 5 Mar 2019 09:07:26 -0500 Received: by mail-pg1-f194.google.com with SMTP id 125so5475675pgc.12; Tue, 05 Mar 2019 06:07:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=iAOrH6TRiNgkJftH3TVc++iGN+XGyTMpNcWJXbOiKpg=; b=OTsWbrfpZmpMmpUgt2kfl6woxSVR+3sc41Yyf0Zmw2Kvxjwo3PBqloqz+BIbD99FKZ ipr+ChUhQYlvgLtu38eDuKqZn13qUiQtDlKU/D1h17rpxLW97SLqGnzQg3ycUT4rNMHq jXMaTWnMwHtAVR0iCeeLii2WRK0guRol86J8lSybwhTa4t0oUtvV/cg/ammKOn6SxptF pakIsoeX7OqKd5erb4V5GctBxisjTrsYqjWHWwQf0AlAf5Dr6QP0w9tmU0KrvYBmw1Ml l5iwsoEyhIJMHLp50pPfsBAI1xJ0NpAqUH+5Rr9cvCJk/XRXVWGwruN00kHakK4LovHS Balw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:subject:to:cc:references:from:message-id :date:user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=iAOrH6TRiNgkJftH3TVc++iGN+XGyTMpNcWJXbOiKpg=; b=C1j7wo4nMZpNBXKcYsZo/CveTeXxxhp/beq2hcbHNu8klm2zmhGybR7+dmP52QU+Q7 a/BR/jFrmtWym51zxBbHdK797W9ULQ4nX1eL29TPTMJ94ffxRy60ZuymnFLhL85DOEz/ eTxJXP9X7yBWKke8Q2nbpsdo3NHRSWekSEbjzyx2njpm8bIizZQYMxe1ZlxMPBYqGNT1 bxfhPlFD0ZOifbhHvTCHxb6fqHB2kPxnDGw9+2FE0nFXutc9p9n8VMpbLd/yHSqoe4YE 2FrlVhW9k5/HEYL0JX1SRa6rHy6Zvjf/js8MuopUOjzCVAqRXYevs8hF1gq+d57nmDfI mGsw== X-Gm-Message-State: APjAAAWZx0tOcshfvRbTsIbBXnRIgQKSA8Sa8v5Y4Jy/jxN9111lhMfi YY+f7H1TllKQeE49VXVCG2M= X-Received: by 2002:a62:6383:: with SMTP id x125mr1963253pfb.239.1551794845215; Tue, 05 Mar 2019 06:07:25 -0800 (PST) Received: from server.roeck-us.net ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c]) by smtp.gmail.com with ESMTPSA id a66sm18242746pfj.153.2019.03.05.06.07.22 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 05 Mar 2019 06:07:23 -0800 (PST) Subject: Re: [PATCH RESEND V6 1/3] watchdog: imx_sc: Add i.MX system controller watchdog support To: Anson Huang , "catalin.marinas@arm.com" , "will.deacon@arm.com" , "shawnguo@kernel.org" , "s.hauer@pengutronix.de" , "kernel@pengutronix.de" , "festevam@gmail.com" , "wim@linux-watchdog.org" , Andy Gross , "heiko@sntech.de" , "arnd@arndb.de" , "horms+renesas@verge.net.au" , "bjorn.andersson@linaro.org" , "jagan@amarulasolutions.com" , "enric.balletbo@collabora.com" , "marc.w.gonzalez@free.fr" , "olof@lixom.net" , Aisheng Dong , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "linux-watchdog@vger.kernel.org" Cc: dl-linux-imx References: <1551756791-31401-1-git-send-email-Anson.Huang@nxp.com> From: Guenter Roeck Message-ID: <622ed5f6-e39b-febd-1a95-300aca706139@roeck-us.net> Date: Tue, 5 Mar 2019 06:07:21 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.5.1 MIME-Version: 1.0 In-Reply-To: <1551756791-31401-1-git-send-email-Anson.Huang@nxp.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 3/4/19 7:37 PM, Anson Huang wrote: > i.MX8QXP is an ARMv8 SoC which has a Cortex-M4 system controller > inside, the system controller is in charge of controlling power, > clock and watchdog etc.. > > This patch adds i.MX system controller watchdog driver support, > watchdog operation needs to be done in secure EL3 mode via > ARM-Trusted-Firmware, using SMC call, CPU will trap into > ARM-Trusted-Firmware and then it will request system controller > to do watchdog operation via IPC. > > Signed-off-by: Anson Huang > --- > Changes since V5: > - move the watchdog platform device register to SCU driver probe, be child device of > SCU device. > --- > drivers/watchdog/Kconfig | 14 ++++ > drivers/watchdog/Makefile | 1 + > drivers/watchdog/imx_sc_wdt.c | 185 ++++++++++++++++++++++++++++++++++++++++++ > 3 files changed, 200 insertions(+) > create mode 100644 drivers/watchdog/imx_sc_wdt.c > > diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig > index 242eea8..33a6523 100644 > --- a/drivers/watchdog/Kconfig > +++ b/drivers/watchdog/Kconfig > @@ -641,6 +641,20 @@ config IMX2_WDT > To compile this driver as a module, choose M here: the > module will be called imx2_wdt. > > +config IMX_SC_WDT > + tristate "IMX SC Watchdog" > + depends on IMX_SCU > + depends on HAVE_ARM_SMCCC > + select WATCHDOG_CORE > + help > + This is the driver for the system controller watchdog > + on the NXP i.MX SoCs with system controller inside. > + If you have one of these processors and wish to have > + watchdog support enabled, say Y, otherwise say N. > + > + To compile this driver as a module, choose M here: the > + module will be called imx_sc_wdt. > + > config UX500_WATCHDOG > tristate "ST-Ericsson Ux500 watchdog" > depends on MFD_DB8500_PRCMU > diff --git a/drivers/watchdog/Makefile b/drivers/watchdog/Makefile > index ba930e4..136d9f0 100644 > --- a/drivers/watchdog/Makefile > +++ b/drivers/watchdog/Makefile > @@ -68,6 +68,7 @@ obj-$(CONFIG_NUC900_WATCHDOG) += nuc900_wdt.o > obj-$(CONFIG_TS4800_WATCHDOG) += ts4800_wdt.o > obj-$(CONFIG_TS72XX_WATCHDOG) += ts72xx_wdt.o > obj-$(CONFIG_IMX2_WDT) += imx2_wdt.o > +obj-$(CONFIG_IMX_SC_WDT) += imx_sc_wdt.o > obj-$(CONFIG_UX500_WATCHDOG) += ux500_wdt.o > obj-$(CONFIG_RETU_WATCHDOG) += retu_wdt.o > obj-$(CONFIG_BCM2835_WDT) += bcm2835_wdt.o > diff --git a/drivers/watchdog/imx_sc_wdt.c b/drivers/watchdog/imx_sc_wdt.c > new file mode 100644 > index 0000000..2645203 > --- /dev/null > +++ b/drivers/watchdog/imx_sc_wdt.c > @@ -0,0 +1,185 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright 2018-2019 NXP. > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#define DEFAULT_TIMEOUT 60 > +/* > + * Software timer tick implemented in scfw side, support 10ms to 0xffffffff ms > + * in theory, but for normal case, 1s~128s is enough, you can change this max > + * value in case it's not enough. > + */ > +#define MAX_TIMEOUT 128 > + > +#define IMX_SIP_TIMER 0xC2000002 > +#define IMX_SIP_TIMER_START_WDOG 0x01 > +#define IMX_SIP_TIMER_STOP_WDOG 0x02 > +#define IMX_SIP_TIMER_SET_WDOG_ACT 0x03 > +#define IMX_SIP_TIMER_PING_WDOG 0x04 > +#define IMX_SIP_TIMER_SET_TIMEOUT_WDOG 0x05 > +#define IMX_SIP_TIMER_GET_WDOG_STAT 0x06 > +#define IMX_SIP_TIMER_SET_PRETIME_WDOG 0x07 > + > +#define SC_TIMER_WDOG_ACTION_PARTITION 0 > + > +static bool nowayout = WATCHDOG_NOWAYOUT; > +module_param(nowayout, bool, 0000); > +MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default=" > + __MODULE_STRING(WATCHDOG_NOWAYOUT) ")"); > + > +static unsigned int timeout = DEFAULT_TIMEOUT; > +module_param(timeout, uint, 0000); > +MODULE_PARM_DESC(timeout, "Watchdog timeout in seconds (default=" > + __MODULE_STRING(DEFAULT_TIMEOUT) ")"); > + > +static int imx_sc_wdt_ping(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_PING_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + > + return 0; > +} > + > +static int imx_sc_wdt_start(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_START_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + if (res.a0) > + return -EACCES; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_SET_WDOG_ACT, > + SC_TIMER_WDOG_ACTION_PARTITION, > + 0, 0, 0, 0, 0, &res); > + return res.a0 ? -EACCES : 0; > +} > + > +static int imx_sc_wdt_stop(struct watchdog_device *wdog) > +{ > + struct arm_smccc_res res; > + > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_STOP_WDOG, > + 0, 0, 0, 0, 0, 0, &res); > + > + return res.a0 ? -EACCES : 0; > +} > + > +static int imx_sc_wdt_set_timeout(struct watchdog_device *wdog, > + unsigned int timeout) > +{ > + struct arm_smccc_res res; > + > + wdog->timeout = timeout; > + arm_smccc_smc(IMX_SIP_TIMER, IMX_SIP_TIMER_SET_TIMEOUT_WDOG, > + timeout * 1000, 0, 0, 0, 0, 0, &res); > + > + return res.a0 ? -EACCES : 0; > +} > + > +static const struct watchdog_ops imx_sc_wdt_ops = { > + .owner = THIS_MODULE, > + .start = imx_sc_wdt_start, > + .stop = imx_sc_wdt_stop, > + .ping = imx_sc_wdt_ping, > + .set_timeout = imx_sc_wdt_set_timeout, > +}; > + > +static const struct watchdog_info imx_sc_wdt_info = { > + .identity = "i.MX SC watchdog timer", > + .options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING | > + WDIOF_MAGICCLOSE | WDIOF_PRETIMEOUT, > +}; > + > +static int imx_sc_wdt_probe(struct platform_device *pdev) > +{ > + struct watchdog_device *imx_sc_wdd; > + int ret; > + > + imx_sc_wdd = devm_kzalloc(&pdev->dev, sizeof(*imx_sc_wdd), GFP_KERNEL); > + if (!imx_sc_wdd) > + return -ENOMEM; > + > + platform_set_drvdata(pdev, imx_sc_wdd); > + > + imx_sc_wdd->info = &imx_sc_wdt_info; > + imx_sc_wdd->ops = &imx_sc_wdt_ops; > + imx_sc_wdd->min_timeout = 1; > + imx_sc_wdd->max_timeout = MAX_TIMEOUT; > + imx_sc_wdd->parent = &pdev->dev; > + imx_sc_wdd->timeout = DEFAULT_TIMEOUT; > + > + ret = watchdog_init_timeout(imx_sc_wdd, timeout, &pdev->dev); > + if (ret) > + dev_warn(&pdev->dev, "Failed to set timeout value, using default\n"); > + > + watchdog_stop_on_reboot(imx_sc_wdd); > + watchdog_stop_on_unregister(imx_sc_wdd); > + > + ret = devm_watchdog_register_device(&pdev->dev, imx_sc_wdd); > + if (ret) { > + dev_err(&pdev->dev, "Failed to register watchdog device\n"); > + return ret; > + } > + > + return 0; > +} > + > +static int __maybe_unused imx_sc_wdt_suspend(struct device *dev) > +{ > + struct watchdog_device *imx_sc_wdd = dev_get_drvdata(dev); > + > + if (watchdog_active(imx_sc_wdd)) > + imx_sc_wdt_stop(imx_sc_wdd); > + > + return 0; > +} > + > +static int __maybe_unused imx_sc_wdt_resume(struct device *dev) > +{ > + struct watchdog_device *imx_sc_wdd = dev_get_drvdata(dev); > + > + if (watchdog_active(imx_sc_wdd)) > + imx_sc_wdt_start(imx_sc_wdd); > + > + return 0; > +} > + > +static SIMPLE_DEV_PM_OPS(imx_sc_wdt_pm_ops, > + imx_sc_wdt_suspend, imx_sc_wdt_resume); > + > +static struct platform_driver imx_sc_wdt_driver = { > + .probe = imx_sc_wdt_probe, > + .driver = { > + .name = "imx-sc-wdt", > + .pm = &imx_sc_wdt_pm_ops, > + }, > +}; > + > +static int __init imx_sc_wdt_init(void) > +{ > + return platform_driver_register(&imx_sc_wdt_driver); > +} > +module_init(imx_sc_wdt_init); > + > +static void __exit imx_sc_wdt_exit(void) > +{ > + platform_driver_unregister(&imx_sc_wdt_driver); > +} > +module_exit(imx_sc_wdt_exit); > + module_platform_driver ? Guenter > +MODULE_AUTHOR("Robin Gong "); > +MODULE_DESCRIPTION("NXP i.MX system controller watchdog driver"); > +MODULE_LICENSE("GPL v2"); >