Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp4209001imb; Wed, 6 Mar 2019 07:55:03 -0800 (PST) X-Google-Smtp-Source: APXvYqxEkZiCMP+l//J3jTJz+1onbJynDZJNlxqpdpm6CY3+HF2Yjff0x90kKx0k/Zv5cwri8r6j X-Received: by 2002:a63:d54f:: with SMTP id v15mr6868638pgi.318.1551887703605; Wed, 06 Mar 2019 07:55:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551887703; cv=none; d=google.com; s=arc-20160816; b=tTn2iahiMj2/cEvSMAU32aY5YNalO60h2i7jzIAJI3uaopsDeVf9fjyFviYUgWQrqO bfflm76owHNbsaW2jWyo11haWOKzkWBznDqksNuiUAOKkpwdUMocOzfEaFLzePMHfpCl m7Mo8WB/tMpuLnK3ZUgJfGIqMghiDFgoUuAr+2N3s5cKtF8b98XKJ23pAQjk0+B6jNfx cFyiMpIMbfBe7hFiCLc9kZwzOBih66tw2TECwfWDrIwI7Pt3k7OlfY1MCKFmg7lUbrE+ 76rk3i5aL1hQjlrAj0OLhkROEN7mMc17S9QDejwLpuBchfm06IE3Z9IgdPQ26lXZfyoG cDGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :content-language:accept-language:in-reply-to:references:message-id :date:thread-index:thread-topic:subject:cc:to:from; bh=lVOK3QnB3Mp4bC/ZNQ2s2mFcMcl7ZtiYPgnMvutrQBQ=; b=X0AgwgPGsNe4dbJEOeUWhwv230CX44Wiyl4p7ul0wPrA0cdpObnd1ZHQ0g99ok/rYX xW1j3La4J8bsHEsvytP6XXA/Ts5og4jUwbiBCjRyMuedWJzU+icGxSCA/79h5xZyruMI VJ050k8PZVTsKsjrwNSCZycBFMDoIuCxClSFT4PBtb09bgCvuXvCr9b2BGxgooMqjoyS TEoNG/CFCwxALNu2RQL84O30U/J8gBQbp1Xz7oCPLoIJ8xa+vOPPQiOqUdqGpxqmSbiS txXd2cu27jrVokmuuZbUWzdTwbBmCHrJQAhLEllPyHrCr2L0kn+RMMwgeGexNVWC4Mop RbYQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g8si1703431plt.141.2019.03.06.07.54.48; Wed, 06 Mar 2019 07:55:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729540AbfCFPMN convert rfc822-to-8bit (ORCPT + 99 others); Wed, 6 Mar 2019 10:12:13 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:11617 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727760AbfCFPMN (ORCPT ); Wed, 6 Mar 2019 10:12:13 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x26F8arC023739; Wed, 6 Mar 2019 16:11:53 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2qygfxrqtq-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 06 Mar 2019 16:11:53 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 36A1D3D; Wed, 6 Mar 2019 15:11:52 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node2.st.com [10.75.127.14]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 00E324E52; Wed, 6 Mar 2019 15:11:51 +0000 (GMT) Received: from SFHDAG3NODE1.st.com (10.75.127.7) by SFHDAG5NODE2.st.com (10.75.127.14) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 6 Mar 2019 16:11:51 +0100 Received: from SFHDAG3NODE1.st.com ([fe80::1166:1abb:aad4:5f86]) by SFHDAG3NODE1.st.com ([fe80::1166:1abb:aad4:5f86%20]) with mapi id 15.00.1347.000; Wed, 6 Mar 2019 16:11:51 +0100 From: Bich HEMON To: Rob Herring , Mark Rutland , Maxime Coquelin , Alexandre TORGUE , Pierre Yves MORDRET , Wolfram Sang , "linux-i2c@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-stm32@st-md-mailman.stormreply.com" , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" CC: Bich HEMON Subject: [PATCH 2/2] dt-bindings: i2c-stm32: update optional properties for stm32h7/stm32mp1 Thread-Topic: [PATCH 2/2] dt-bindings: i2c-stm32: update optional properties for stm32h7/stm32mp1 Thread-Index: AQHU1C7td8a/ZnsI70O8L4kXA+AJGg== Date: Wed, 6 Mar 2019 15:11:51 +0000 Message-ID: <1551885100-22207-3-git-send-email-bich.hemon@st.com> References: <1551885100-22207-1-git-send-email-bich.hemon@st.com> In-Reply-To: <1551885100-22207-1-git-send-email-bich.hemon@st.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-exchange-messagesentrepresentingtype: 1 x-ms-exchange-transport-fromentityheader: Hosted x-originating-ip: [10.75.127.51] Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: 8BIT MIME-Version: 1.0 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-03-06_10:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add STM32H7 and STM32MP1 in the list of compatible socs for each optional property. Signed-off-by: Bich Hemon --- Documentation/devicetree/bindings/i2c/i2c-stm32.txt | 17 +++++++++-------- 1 file changed, 9 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/i2c/i2c-stm32.txt b/Documentation/devicetree/bindings/i2c/i2c-stm32.txt index 7d054f1..f334738 100644 --- a/Documentation/devicetree/bindings/i2c/i2c-stm32.txt +++ b/Documentation/devicetree/bindings/i2c/i2c-stm32.txt @@ -19,18 +19,19 @@ Optional properties: the default 100 kHz frequency will be used. For STM32F4 SoC Standard-mode and Fast-mode are supported, possible values are 100000 and 400000. - For STM32F7 SoC, Standard-mode, Fast-mode and Fast-mode Plus are supported, - possible values are 100000, 400000 and 1000000. -- i2c-scl-rising-time-ns: Only for STM32F7, I2C SCL Rising time for the board - (default: 25) -- i2c-scl-falling-time-ns: Only for STM32F7, I2C SCL Falling time for the board - (default: 10) + For STM32F7, STM32H7 and STM32MP1 SoCs, Standard-mode, Fast-mode and Fast-mode + Plus are supported, possible values are 100000, 400000 and 1000000. +- i2c-scl-rising-time-ns: I2C SCL Rising time for the board (default: 25) + For STM32F7, STM32H7 and STM32MP1 only. +- i2c-scl-falling-time-ns: I2C SCL Falling time for the board (default: 10) + For STM32F7, STM32H7 and STM32MP1 only. I2C Timings are derived from these 2 values -- st,syscfg-fmp: Only for STM32F7, use to set Fast Mode Plus bit within SYSCFG - whether Fast Mode Plus speed is selected by slave. +- st,syscfg-fmp: Use to set Fast Mode Plus bit within SYSCFG when Fast Mode + Plus speed is selected by slave. 1st cell: phandle to syscfg 2nd cell: register offset within SYSCFG 3rd cell: register bitmask for FMP bit + For STM32F7, STM32H7 and STM32MP1 only. Example: -- 1.9.1