Received: by 2002:ac0:aed5:0:0:0:0:0 with SMTP id t21csp6075885imb; Fri, 8 Mar 2019 08:46:10 -0800 (PST) X-Google-Smtp-Source: APXvYqyRCWvGJ9j8vGy8TU8TVWZW173TIVEP33jKv3m8Gdqht3FNf2+gc6+NF2Uf9ik/v34K7a64 X-Received: by 2002:a65:4844:: with SMTP id i4mr16997259pgs.347.1552063570269; Fri, 08 Mar 2019 08:46:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1552063570; cv=none; d=google.com; s=arc-20160816; b=oUfboQzxzjkUkDKl2eib/xlwWOr+Miupi6veBl8HPNbCUESYSVG+M3BI1iKM74Aq7l 6PD9in/RiopOXkH+uQ5nQRiEuK7rmar3Dsoi0w7Dz9ZGbN/Y16uA1CQB+HGqQvIC40OQ U3BSqXy9LLFnpWf+n8vwGeQUohU1WF1++pSKwuXrn3lUVBRyDaQW4fTtAF5bXHhmTvd+ Lu7dswwFWpQUNfib6OuM/HkQN+hK4lauZ7Rutrp8Z9pPPgELrrIlFC6G0K6TblJXIvP2 LvEM/hYaDKZhp5clMson3fNv491lv8CR0sUaDbiyBzTGPCf87A1iMxFbHigd4tDlNq6O WMyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=FpyiCTfsggCqek9bFJmTjYVnLMonKJfxoS148viDPkc=; b=j2ZfI0x5pbe3le+VMMydhbH4aqzWnm7V3YtNi5u/ish10CKPc7qG2fgoQsKverd7y+ VmjorTqAXkgynZ5IkZ27pnbydE2f2ou1bhbeXTy/xhWEXpcbKzPzg+tJrQmlTW5ZP/cb sI2q597XgYLwcG0i05q8M4TljVCNygOKETeXI9LzqfbI0JY0UaDKlvbpGBwB68ZmmJLU MFowDldEx/pALVUsDbhaLOq1Yt85KVqyY05x42x1y+Am3ENwgwZ8+9cemo0xgye7fSr+ bfODIRvcVBOqQPEym6si/n6GDnh6FaXjeulS4M2FXvSWvYgUmhwh+6WE5n6g/eiw6AhK ytUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=dTSEO7ub; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w1si1286271pgj.113.2019.03.08.08.45.53; Fri, 08 Mar 2019 08:46:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=dTSEO7ub; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726446AbfCHQpd (ORCPT + 99 others); Fri, 8 Mar 2019 11:45:33 -0500 Received: from mail-io1-f68.google.com ([209.85.166.68]:40253 "EHLO mail-io1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726332AbfCHQpd (ORCPT ); Fri, 8 Mar 2019 11:45:33 -0500 Received: by mail-io1-f68.google.com with SMTP id p17so17219649iol.7 for ; Fri, 08 Mar 2019 08:45:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=FpyiCTfsggCqek9bFJmTjYVnLMonKJfxoS148viDPkc=; b=dTSEO7ubFodfXQcjxDij4qzMzOvQXClgx6qNieoHlbCiN8JI6NKdkpbusBgFw9pE2N qLJsP6aOv1BNzqSX8rNNe9Pb9X8KE+WeFBZ9L6vK0ftvt5YdQ9uS7ZEUiGD/+PcALEWE IoLg+AfV72dp+2Pb32GQTsrw3xNNf0bZ3JoTA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=FpyiCTfsggCqek9bFJmTjYVnLMonKJfxoS148viDPkc=; b=FLpOJeKnOwcLwF0hsZBnEn1Uq1EAZWdP/DUiN0CCVFUS6L5pHFVnEwB1xump+5kT++ AY3yrGNq1fhyLO8PpjEVSWa3NPNB8jZ9cvj5wjr3DEBgS/xZHm1i34DLXNwDzAh4mPZb U4UAAu1os9vDwxmCV2Y1ZkE/yVrtqS50dFZgTw7G1+2JfiZbtZrfRZZ7A4mRUZ9vExEK xVGXBSNYduHyJ7zdrZMrg2xCFdCbTNwLs6mMihvqz1Y14kGAnhFJ6XKy5FNyELTSnyfe FiS/5Ax+jmL/oFfwdnSyPk+agypB+HjXBIYFxh3k7eojXroHHvqZXwttATVlqMRPB99X ZggA== X-Gm-Message-State: APjAAAU8Wtn01BhixcbBOVH1rymsv/sBVNL1m5/D8LE/N8rgNRRalCoo GNggrRgtg1BLzvGBZ1fXGHipPjdEtsoJJtNoYNWpOg== X-Received: by 2002:a5d:818d:: with SMTP id u13mr9819037ion.20.1552063531925; Fri, 08 Mar 2019 08:45:31 -0800 (PST) MIME-Version: 1.0 References: <20190220233658.986-1-eric@anholt.net> <20190220233658.986-2-eric@anholt.net> In-Reply-To: <20190220233658.986-2-eric@anholt.net> From: Dave Emett Date: Fri, 8 Mar 2019 16:45:20 +0000 Message-ID: Subject: Re: [PATCH v3 2/3] drm/v3d: Don't try to set OVRTMUOUT on V3D 4.x. To: Eric Anholt Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Thomas Spurden Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 20 Feb 2019 at 23:37, Eric Anholt wrote: > > The old field is gone and the register now has a different field, > QRMAXCNT for how many TMU requests get serviced before thread switch. > We were accidentally reducing it from its default of 0x3 (4 requests) > to 0x0 (1). > > v2: Skip setting the reg at all on 4.x, instead of trying to update > only the old field. > > Signed-off-by: Eric Anholt Reviewed-by: Dave Emett > --- > drivers/gpu/drm/v3d/v3d_gem.c | 3 ++- > drivers/gpu/drm/v3d/v3d_regs.h | 2 ++ > 2 files changed, 4 insertions(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/v3d/v3d_gem.c b/drivers/gpu/drm/v3d/v3d_gem.c > index 109be31e47ea..449d01ea54a0 100644 > --- a/drivers/gpu/drm/v3d/v3d_gem.c > +++ b/drivers/gpu/drm/v3d/v3d_gem.c > @@ -25,7 +25,8 @@ v3d_init_core(struct v3d_dev *v3d, int core) > * type. If you want the default behavior, you can still put > * "2" in the indirect texture state's output_type field. > */ > - V3D_CORE_WRITE(core, V3D_CTL_MISCCFG, V3D_MISCCFG_OVRTMUOUT); > + if (v3d->ver < 40) > + V3D_CORE_WRITE(core, V3D_CTL_MISCCFG, V3D_MISCCFG_OVRTMUOUT); > > /* Whenever we flush the L2T cache, we always want to flush > * the whole thing. > diff --git a/drivers/gpu/drm/v3d/v3d_regs.h b/drivers/gpu/drm/v3d/v3d_regs.h > index 6ccdee9d47bd..8e88af237610 100644 > --- a/drivers/gpu/drm/v3d/v3d_regs.h > +++ b/drivers/gpu/drm/v3d/v3d_regs.h > @@ -216,6 +216,8 @@ > # define V3D_IDENT2_BCG_INT BIT(28) > > #define V3D_CTL_MISCCFG 0x00018 > +# define V3D_CTL_MISCCFG_QRMAXCNT_MASK V3D_MASK(3, 1) > +# define V3D_CTL_MISCCFG_QRMAXCNT_SHIFT 1 > # define V3D_MISCCFG_OVRTMUOUT BIT(0) > > #define V3D_CTL_L2CACTL 0x00020 > -- > 2.20.1 >