Received: by 2002:ac0:950c:0:0:0:0:0 with SMTP id f12csp902651imc; Mon, 11 Mar 2019 01:55:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqyzt0UWuQcX/j7aa0r3QM+QX+VEDA6JD6jOmd1tFM71GRJxI98TBNU6BS3Hx1GNVeZepxvM X-Received: by 2002:a62:61c4:: with SMTP id v187mr31196630pfb.133.1552294539552; Mon, 11 Mar 2019 01:55:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552294539; cv=none; d=google.com; s=arc-20160816; b=Hug9+PWvxYUnN49NwOdJqM9biaEgyE3DbTu9NB8TyBP8RorXQ+h7OJNZnqXeyo+Or/ ZahVnpd5Srs/S6FNiIJs1ddMDrtmsmvG4LcRJ9jwVfz0HY8j+RTQB0aag97fRn6J8GTC hgcR8Q9Xu139dZON9G2cxfzZkhXiTmuvz6jlZJm4ddWJhmP1gP8DYd88bcUR627VOc+8 BQB7kYryohgnEgqlfNXD5EVBF78wPrbO8lgS0Q2MvDRWA9pcUb7dtiSRd+DMkF3Tts// 4ATjc1+qy8EWRD7QME9o80pLB09YahkWTE3A/FOomyfVImlxe5jUWUSG5B8efgLCX7VE S+DQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=EiwIyNdwQxk05V66HqLW5J28u8JeaBr1f9MWagWAhAs=; b=Bq7JhIAjT1TIbzR8sXopDBzNemd2ZJx7BTsifTKf7WIb4fsJ192hso8d80N0rwFcnN jPDOFX4nL3lo/25xUw/VWGsgCgrU0zXzHZip6xltqHFp0XwVHy2mTXHS5fClhdMkr0b/ dD+8CW18WkEUk5zG3z4cGcJXhWL6df5wZC7VyIpQEnFh0A5NuZF11hTQWZZNEIo32eui +5xGGHHGR57u3PixWNfQ6hdKDXC/ZuidpIdDi4W/o8Yp6i0VbNbVhi41FI4qTBKahNS3 nySxd4djHoqEVyn4QlgsBRyLG1AAD/2n+BMiAcneXPOJaEukWihd+qUulShDmIDHZZSU HILA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d24si2038896pls.83.2019.03.11.01.55.24; Mon, 11 Mar 2019 01:55:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727026AbfCKIzD (ORCPT + 99 others); Mon, 11 Mar 2019 04:55:03 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:45159 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726631AbfCKIzB (ORCPT ); Mon, 11 Mar 2019 04:55:01 -0400 X-UUID: 091bca672da742458aad970dcb0f77ab-20190311 X-UUID: 091bca672da742458aad970dcb0f77ab-20190311 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 2003312288; Mon, 11 Mar 2019 16:54:45 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 11 Mar 2019 16:54:42 +0800 Received: from mtkslt303.mediatek.inc (10.21.14.116) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 11 Mar 2019 16:54:43 +0800 From: Erin Lo To: Matthias Brugger , Rob Herring , Mark Rutland , Thomas Gleixner , Jason Cooper , Marc Zyngier , Greg Kroah-Hartman , Stephen Boyd CC: , srv_heupstream , , , , , , , , , , , Subject: [PATCH v8 0/2] Add basic and clock support for Mediatek MT8183 SoC Date: Mon, 11 Mar 2019 16:54:30 +0800 Message-ID: <1552294472-32929-1-git-send-email-erin.lo@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 32807EBEBD726802AD37C78A31E07E50F4049BD6A2676FF38C296A87624EBA452000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MT8183 is a SoC based on 64bit ARMv8 architecture. It contains 4 CA53 and 4 CA73 cores. MT8183 share many HW IP with MT65xx series. This patchset was tested on MT8183 evaluation board and use correct clock to shell. This series contains document bindings, device tree including interrupt, uart, clock, and pwrap. Based on v5.0-rc1 and http://lists.infradead.org/pipermail/linux-mediatek/2018-December/016243.html Change in v8: 1. Fix interrupt-parent of pio node 2. Remove pinfunc.h and spi node patches Change in v7: 1. Place all the MMIO peripherals under one or more simple-bus nodes 2. Make the pinfunc.h and spi node into seperate patch 3. Modify SPIs pamerater from 4 back to 3 and remove patch "support 4 interrupt parameters for sysirq" 4. Rename intpol-controller to interrupt-controller 5. Rename pinctrl@1000b000 to pinctrl@10005000 Change in v6: 1. Remove power and iommu nodes 2. Fix dtb build warning 3. Fix pinctrl binding doc 4. Fix '_' in node names Change in v5: 1. Collect all device tree nodes to the last patch 2. Add PMU 3. Add Signed-off-by 4. Remove clock driver code and binding doc 5. Add pinctrl, iommu, spi, and pwrap nodes Change in v4: 1. Correct syntax error in dtsi 2. Add MT8183 clock support Change in v3: 1. Fill out GICC, GICH, GICV regions 2. Update Copyright to 2018 Change in v2: 1. Split dt-bindings into different patches 2. Correct bindings for supported SoCs (mtk-uart.txt) Ben Ho (1): arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and Makefile Erin Lo (1): dt-bindings: serial: Add compatible for Mediatek MT8183 .../devicetree/bindings/serial/mtk-uart.txt | 1 + arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8183-evb.dts | 31 ++ arch/arm64/boot/dts/mediatek/mt8183.dtsi | 335 +++++++++++++++++++++ 4 files changed, 368 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8183-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8183.dtsi -- 1.9.1