Received: by 2002:ac0:950c:0:0:0:0:0 with SMTP id f12csp999270imc; Mon, 11 Mar 2019 04:21:52 -0700 (PDT) X-Google-Smtp-Source: APXvYqx6ovAPZNT6IfXjcaL1FX+DaHcBq9mnx9V6fAB9ZxOe/P1nkN2WPgS2P/su9m6gfvGuDpSG X-Received: by 2002:a17:902:b402:: with SMTP id x2mr33234859plr.53.1552303312592; Mon, 11 Mar 2019 04:21:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552303312; cv=none; d=google.com; s=arc-20160816; b=Tjz4THStR5oqq2MVPEkAmVgX8i4gIkSYnG8grIzKCSjctzpIusHXD7+iJpad1TB0L+ jMrLdxr+gVNslSncFxBDYhLiUj5mKb3YdG3Ph4lGQMWbZyy0GQ/vNZiTdDHh+0k8o2bY ugUUF/slk56Ai7pBoOUA4xXD7UUWqzEcJad3Mq1ezMqzcCaiEmfL2gkdOtJPCWfeMpkd 71DKLog0oeAMuu8Js9crpjD+gdWtaLVlVeRPR5Xxooy8Bs7O8JhWpJTTkfo2XPr6TNEF mbL4kUS7Tud+qbCaw22xA8vBlZOkONPE5PvANSFJ0cEo0bKzxv+yK768Af4U7SYTF6XW TbkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=hwsD6TSOaMYK+Rz4kgTedg5JA74j1AUQB8Zat4Q/U5g=; b=IPbMIKX7DOhHThbD3XsR8m4MPPMbNFBzwJNBO3X721PVMpQmue6uSFRRr0lZESUdhi Y/ltR7eSjv55iWlsdDJQwKhfiOla1+TbV7IDAAS0rhc2qD50Y4hrRjfwY88631XH4iMx ICkDMJ4ycvADxP2yj/dYpMej6864viKLnR0pkFX0ZtNQ60hllxes9YsneCVi1d+BiQ0N jSbyQcg3qpF7c5qjjpxs4UzS4nVptk3TNK1LVNYByYTNL/Dea7mjVegLs8qySE9NN8Bt 7WwXC03I9xKeSlUfTws7k7Z5WCqG2/JGjWIVz/XDIFzgjFEbKNRuhjmBLcetkHpiUA0t SEnA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l16si4924374pgg.459.2019.03.11.04.21.36; Mon, 11 Mar 2019 04:21:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727331AbfCKLVA (ORCPT + 99 others); Mon, 11 Mar 2019 07:21:00 -0400 Received: from szxga07-in.huawei.com ([45.249.212.35]:55986 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726605AbfCKLVA (ORCPT ); Mon, 11 Mar 2019 07:21:00 -0400 Received: from DGGEMS409-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id 3CB268F25783643E8322; Mon, 11 Mar 2019 19:20:57 +0800 (CST) Received: from localhost (10.202.226.61) by DGGEMS409-HUB.china.huawei.com (10.3.19.209) with Microsoft SMTP Server id 14.3.408.0; Mon, 11 Mar 2019 19:20:51 +0800 Date: Mon, 11 Mar 2019 11:20:41 +0000 From: Jonathan Cameron To: Keith Busch CC: , , , , Greg Kroah-Hartman , Rafael Wysocki , "Dave Hansen" , Dan Williams Subject: Re: [PATCHv7 07/10] acpi/hmat: Register processor domain to its memory Message-ID: <20190311112041.000015ba@huawei.com> In-Reply-To: <20190227225038.20438-8-keith.busch@intel.com> References: <20190227225038.20438-1-keith.busch@intel.com> <20190227225038.20438-8-keith.busch@intel.com> Organization: Huawei X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; i686-w64-mingw32) MIME-Version: 1.0 Content-Type: text/plain; charset="US-ASCII" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.202.226.61] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 27 Feb 2019 15:50:35 -0700 Keith Busch wrote: > If the HMAT Subsystem Address Range provides a valid processor proximity > domain for a memory domain, or a processor domain matches the performance > access of the valid processor proximity domain, register the memory > target with that initiator so this relationship will be visible under > the node's sysfs directory. > > Since HMAT requires valid address ranges have an equivalent SRAT entry, > verify each memory target satisfies this requirement. > > Signed-off-by: Keith Busch Hi Keith, I have that test case with a single remote memory only node and it is ending up with no associated initiators. I made a minor modification inline and it works as expected. With that change Reviewed-by: Jonathan Cameron Jonathan > --- > drivers/acpi/hmat/Kconfig | 3 +- > drivers/acpi/hmat/hmat.c | 395 +++++++++++++++++++++++++++++++++++++++++++++- > 2 files changed, 396 insertions(+), 2 deletions(-) > > diff --git a/drivers/acpi/hmat/Kconfig b/drivers/acpi/hmat/Kconfig > index 2f7111b7af62..13cddd612a52 100644 > --- a/drivers/acpi/hmat/Kconfig > +++ b/drivers/acpi/hmat/Kconfig > @@ -4,4 +4,5 @@ config ACPI_HMAT > depends on ACPI_NUMA > help > If set, this option has the kernel parse and report the > - platform's ACPI HMAT (Heterogeneous Memory Attributes Table). > + platform's ACPI HMAT (Heterogeneous Memory Attributes Table), > + and register memory initiators with their targets. > diff --git a/drivers/acpi/hmat/hmat.c b/drivers/acpi/hmat/hmat.c > index 99f711420f6d..bb6a11653729 100644 > --- a/drivers/acpi/hmat/hmat.c > +++ b/drivers/acpi/hmat/hmat.c > @@ -13,11 +13,105 @@ > #include > #include > #include > +#include > #include > #include > > static __initdata u8 hmat_revision; > > +static __initdata LIST_HEAD(targets); > +static __initdata LIST_HEAD(initiators); > +static __initdata LIST_HEAD(localities); > + > +/* > + * The defined enum order is used to prioritize attributes to break ties when > + * selecting the best performing node. > + */ > +enum locality_types { > + WRITE_LATENCY, > + READ_LATENCY, > + WRITE_BANDWIDTH, > + READ_BANDWIDTH, > +}; > + > +static struct memory_locality *localities_types[4]; > + > +struct memory_target { > + struct list_head node; > + unsigned int memory_pxm; > + unsigned int processor_pxm; > + struct node_hmem_attrs hmem_attrs; > +}; > + > +struct memory_initiator { > + struct list_head node; > + unsigned int processor_pxm; > +}; > + > +struct memory_locality { > + struct list_head node; > + struct acpi_hmat_locality *hmat_loc; > +}; > + > +static __init struct memory_initiator *find_mem_initiator(unsigned int cpu_pxm) > +{ > + struct memory_initiator *intitator; > + > + list_for_each_entry(intitator, &initiators, node) > + if (intitator->processor_pxm == cpu_pxm) > + return intitator; > + return NULL; > +} > + > +static __init struct memory_target *find_mem_target(unsigned int mem_pxm) > +{ > + struct memory_target *target; > + > + list_for_each_entry(target, &targets, node) > + if (target->memory_pxm == mem_pxm) > + return target; > + return NULL; > +} > + > +static __init void alloc_memory_initiator(unsigned int cpu_pxm) > +{ > + struct memory_initiator *intitator; > + > + if (pxm_to_node(cpu_pxm) == NUMA_NO_NODE) > + return; > + > + intitator = find_mem_initiator(cpu_pxm); > + if (intitator) > + return; > + > + intitator = kzalloc(sizeof(*intitator), GFP_KERNEL); > + if (!intitator) > + return; > + > + intitator->processor_pxm = cpu_pxm; > + list_add_tail(&intitator->node, &initiators); > +} > + > +static __init void alloc_memory_target(unsigned int mem_pxm) > +{ > + struct memory_target *target; > + > + if (pxm_to_node(mem_pxm) == NUMA_NO_NODE) > + return; > + > + target = find_mem_target(mem_pxm); > + if (target) > + return; > + > + target = kzalloc(sizeof(*target), GFP_KERNEL); > + if (!target) > + return; > + > + target->memory_pxm = mem_pxm; > + target->processor_pxm = PXM_INVAL; > + list_add_tail(&target->node, &targets); > +} > + > static __init const char *hmat_data_type(u8 type) > { > switch (type) { > @@ -89,14 +183,83 @@ static __init u32 hmat_normalize(u16 entry, u64 base, u8 type) > return value; > } > > +static __init void hmat_update_target_access(struct memory_target *target, > + u8 type, u32 value) > +{ > + switch (type) { > + case ACPI_HMAT_ACCESS_LATENCY: > + target->hmem_attrs.read_latency = value; > + target->hmem_attrs.write_latency = value; > + break; > + case ACPI_HMAT_READ_LATENCY: > + target->hmem_attrs.read_latency = value; > + break; > + case ACPI_HMAT_WRITE_LATENCY: > + target->hmem_attrs.write_latency = value; > + break; > + case ACPI_HMAT_ACCESS_BANDWIDTH: > + target->hmem_attrs.read_bandwidth = value; > + target->hmem_attrs.write_bandwidth = value; > + break; > + case ACPI_HMAT_READ_BANDWIDTH: > + target->hmem_attrs.read_bandwidth = value; > + break; > + case ACPI_HMAT_WRITE_BANDWIDTH: > + target->hmem_attrs.write_bandwidth = value; > + break; > + default: > + break; > + } > +} > + > +static __init void hmat_add_locality(struct acpi_hmat_locality *hmat_loc) > +{ > + struct memory_locality *loc; > + > + loc = kzalloc(sizeof(*loc), GFP_KERNEL); > + if (!loc) { > + pr_notice_once("Failed to allocate HMAT locality\n"); > + return; > + } > + > + loc->hmat_loc = hmat_loc; > + list_add_tail(&loc->node, &localities); > + > + switch (hmat_loc->data_type) { > + case ACPI_HMAT_ACCESS_LATENCY: > + localities_types[READ_LATENCY] = loc; > + localities_types[WRITE_LATENCY] = loc; > + break; > + case ACPI_HMAT_READ_LATENCY: > + localities_types[READ_LATENCY] = loc; > + break; > + case ACPI_HMAT_WRITE_LATENCY: > + localities_types[WRITE_LATENCY] = loc; > + break; > + case ACPI_HMAT_ACCESS_BANDWIDTH: > + localities_types[READ_BANDWIDTH] = loc; > + localities_types[WRITE_BANDWIDTH] = loc; > + break; > + case ACPI_HMAT_READ_BANDWIDTH: > + localities_types[READ_BANDWIDTH] = loc; > + break; > + case ACPI_HMAT_WRITE_BANDWIDTH: > + localities_types[WRITE_BANDWIDTH] = loc; > + break; > + default: > + break; > + } > +} > + > static __init int hmat_parse_locality(union acpi_subtable_headers *header, > const unsigned long end) > { > struct acpi_hmat_locality *hmat_loc = (void *)header; > + struct memory_target *target; > unsigned int init, targ, total_size, ipds, tpds; > u32 *inits, *targs, value; > u16 *entries; > - u8 type; > + u8 type, mem_hier; > > if (hmat_loc->header.length < sizeof(*hmat_loc)) { > pr_notice("HMAT: Unexpected locality header length: %d\n", > @@ -105,6 +268,7 @@ static __init int hmat_parse_locality(union acpi_subtable_headers *header, > } > > type = hmat_loc->data_type; > + mem_hier = hmat_loc->flags & ACPI_HMAT_MEMORY_HIERARCHY; > ipds = hmat_loc->number_of_initiator_Pds; > tpds = hmat_loc->number_of_target_Pds; > total_size = sizeof(*hmat_loc) + sizeof(*entries) * ipds * tpds + > @@ -123,6 +287,7 @@ static __init int hmat_parse_locality(union acpi_subtable_headers *header, > targs = inits + ipds; > entries = (u16 *)(targs + tpds); > for (init = 0; init < ipds; init++) { > + alloc_memory_initiator(inits[init]); > for (targ = 0; targ < tpds; targ++) { > value = hmat_normalize(entries[init * tpds + targ], > hmat_loc->entry_base_unit, > @@ -130,9 +295,18 @@ static __init int hmat_parse_locality(union acpi_subtable_headers *header, > pr_info(" Initiator-Target[%d-%d]:%d%s\n", > inits[init], targs[targ], value, > hmat_data_type_suffix(type)); > + > + if (mem_hier == ACPI_HMAT_MEMORY) { > + target = find_mem_target(targs[targ]); > + if (target && target->processor_pxm == inits[init]) > + hmat_update_target_access(target, type, value); > + } > } > } > > + if (mem_hier == ACPI_HMAT_MEMORY) > + hmat_add_locality(hmat_loc); > + > return 0; > } > > @@ -176,6 +350,23 @@ static int __init hmat_parse_address_range(union acpi_subtable_headers *header, > pr_info("HMAT: Memory Flags:%04x Processor Domain:%d Memory Domain:%d\n", > p->flags, p->processor_PD, p->memory_PD); > > + if (p->flags & ACPI_HMAT_MEMORY_PD_VALID) { > + target = find_mem_target(p->memory_PD); > + if (!target) { > + pr_debug("HMAT: Memory Domain missing from SRAT\n"); > + return -EINVAL; > + } > + } > + if (target && p->flags & ACPI_HMAT_PROCESSOR_PD_VALID) { > + int p_node = pxm_to_node(p->processor_PD); > + > + if (p_node == NUMA_NO_NODE) { > + pr_debug("HMAT: Invalid Processor Domain\n"); > + return -EINVAL; > + } > + target->processor_pxm = p_node; > + } > + > return 0; > } > > @@ -199,6 +390,195 @@ static int __init hmat_parse_subtable(union acpi_subtable_headers *header, > } > } > > +static __init int srat_parse_mem_affinity(union acpi_subtable_headers *header, > + const unsigned long end) > +{ > + struct acpi_srat_mem_affinity *ma = (void *)header; > + > + if (!ma) > + return -EINVAL; > + if (!(ma->flags & ACPI_SRAT_MEM_ENABLED)) > + return 0; > + alloc_memory_target(ma->proximity_domain); > + return 0; > +} > + > +static __init u32 hmat_initiator_perf(struct memory_target *target, > + struct memory_initiator *initiator, > + struct acpi_hmat_locality *hmat_loc) > +{ > + unsigned int ipds, tpds, i, idx = 0, tdx = 0; > + u32 *inits, *targs; > + u16 *entries; > + > + ipds = hmat_loc->number_of_initiator_Pds; > + tpds = hmat_loc->number_of_target_Pds; > + inits = (u32 *)(hmat_loc + 1); > + targs = inits + ipds; > + entries = (u16 *)(targs + tpds); > + > + for (i = 0; i < ipds; i++) { > + if (inits[i] == initiator->processor_pxm) { > + idx = i; > + break; > + } > + } > + > + if (i == ipds) > + return 0; > + > + for (i = 0; i < tpds; i++) { > + if (targs[i] == target->memory_pxm) { > + tdx = i; > + break; > + } > + } > + if (i == tpds) > + return 0; > + > + return hmat_normalize(entries[idx * tpds + tdx], > + hmat_loc->entry_base_unit, > + hmat_loc->data_type); > +} > + > +static __init bool hmat_update_best(u8 type, u32 value, u32 *best) > +{ > + bool updated = false; > + > + if (!value) > + return false; > + > + switch (type) { > + case ACPI_HMAT_ACCESS_LATENCY: > + case ACPI_HMAT_READ_LATENCY: > + case ACPI_HMAT_WRITE_LATENCY: > + if (!*best || *best > value) { > + *best = value; > + updated = true; > + } > + break; > + case ACPI_HMAT_ACCESS_BANDWIDTH: > + case ACPI_HMAT_READ_BANDWIDTH: > + case ACPI_HMAT_WRITE_BANDWIDTH: > + if (!*best || *best < value) { > + *best = value; > + updated = true; > + } > + break; > + } > + > + return updated; > +} > + > +static int initiator_cmp(void *priv, struct list_head *a, struct list_head *b) > +{ > + struct memory_initiator *ia; > + struct memory_initiator *ib; > + unsigned long *p_nodes = priv; > + > + ia = list_entry(a, struct memory_initiator, node); > + ib = list_entry(b, struct memory_initiator, node); > + > + set_bit(ia->processor_pxm, p_nodes); > + set_bit(ib->processor_pxm, p_nodes); > + > + return ia->processor_pxm - ib->processor_pxm; > +} > + > +static __init void hmat_register_target_initiators(struct memory_target *target) > +{ > + static DECLARE_BITMAP(p_nodes, MAX_NUMNODES); > + struct memory_initiator *initiator; > + unsigned int mem_nid, cpu_nid; > + struct memory_locality *loc = NULL; > + u32 best = 0; > + int i; > + (upshot of the below is I removed this test :) > + if (target->processor_pxm == PXM_INVAL) > + return; This doesn't look right. We check first if it is invalid and return.... > + > + mem_nid = pxm_to_node(target->memory_pxm); > + > + /* > + * If the Address Range Structure provides a local processor pxm, link > + * only that one. Otherwise, find the best performance attribtes and > + * register all initiators that match. > + */ > + if (target->processor_pxm != PXM_INVAL) { Here we check the other path... > + cpu_nid = pxm_to_node(target->processor_pxm); > + register_memory_node_under_compute_node(mem_nid, cpu_nid, 0); > + return; > + } > + So we can't get here. > + if (list_empty(&localities)) > + return; > + > + /* > + * We need the initiator list iteration sorted so we can use > + * bitmap_clear for previously set initiators when we find a better > + * memory accessor. We'll also use the sorting to prime the candidate > + * nodes with known initiators. > + */ > + bitmap_zero(p_nodes, MAX_NUMNODES); > + list_sort(p_nodes, &initiators, initiator_cmp); > + for (i = WRITE_LATENCY; i <= READ_BANDWIDTH; i++) { > + loc = localities_types[i]; > + if (!loc) > + continue; > + > + best = 0; > + list_for_each_entry(initiator, &initiators, node) { > + u32 value; > + > + if (!test_bit(initiator->processor_pxm, p_nodes)) > + continue; > + > + value = hmat_initiator_perf(target, initiator, loc->hmat_loc); > + if (hmat_update_best(loc->hmat_loc->data_type, value, &best)) > + bitmap_clear(p_nodes, 0, initiator->processor_pxm); > + if (value != best) > + clear_bit(initiator->processor_pxm, p_nodes); > + } > + if (best) > + hmat_update_target_access(target, loc->hmat_loc->data_type, best); > + } > + > + for_each_set_bit(i, p_nodes, MAX_NUMNODES) { > + cpu_nid = pxm_to_node(i); > + register_memory_node_under_compute_node(mem_nid, cpu_nid, 0); > + } > +} > + > +static __init void hmat_register_targets(void) > +{ > + struct memory_target *target; > + > + list_for_each_entry(target, &targets, node) > + hmat_register_target_initiators(target); > +} > + > +static __init void hmat_free_structures(void) > +{ > + struct memory_target *target, *tnext; > + struct memory_locality *loc, *lnext; > + struct memory_initiator *intitator, *inext; > + > + list_for_each_entry_safe(target, tnext, &targets, node) { > + list_del(&target->node); > + kfree(target); > + } > + > + list_for_each_entry_safe(intitator, inext, &initiators, node) { > + list_del(&intitator->node); > + kfree(intitator); > + } > + > + list_for_each_entry_safe(loc, lnext, &localities, node) { > + list_del(&loc->node); > + kfree(loc); > + } > +} > + > static __init int hmat_init(void) > { > struct acpi_table_header *tbl; > @@ -208,6 +588,17 @@ static __init int hmat_init(void) > if (srat_disabled()) > return 0; > > + status = acpi_get_table(ACPI_SIG_SRAT, 0, &tbl); > + if (ACPI_FAILURE(status)) > + return 0; > + > + if (acpi_table_parse_entries(ACPI_SIG_SRAT, > + sizeof(struct acpi_table_srat), > + ACPI_SRAT_TYPE_MEMORY_AFFINITY, > + srat_parse_mem_affinity, 0) < 0) > + goto out_put; > + acpi_put_table(tbl); > + > status = acpi_get_table(ACPI_SIG_HMAT, 0, &tbl); > if (ACPI_FAILURE(status)) > return 0; > @@ -230,7 +621,9 @@ static __init int hmat_init(void) > goto out_put; > } > } > + hmat_register_targets(); > out_put: > + hmat_free_structures(); > acpi_put_table(tbl); > return 0; > }