Received: by 2002:ac0:950c:0:0:0:0:0 with SMTP id f12csp2278263imc; Tue, 12 Mar 2019 10:26:41 -0700 (PDT) X-Google-Smtp-Source: APXvYqzhsBQUX1t1C4pfvojsuIgX9XevHW4M0pO0+SaFR8FMr4yVe0xZiPRDyHqE0K887y6aPJub X-Received: by 2002:a63:f412:: with SMTP id g18mr36257537pgi.444.1552411601024; Tue, 12 Mar 2019 10:26:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552411601; cv=none; d=google.com; s=arc-20160816; b=D2sAlCrcuPMFuXIlSE97wlIyFfYJsZdEBSFTdOI9UNR9D1qTnlHHliJZ0h+3gwjUKf 98sGCJi5Q5bFpV/AVb2HYmoZveB6lmnWHr796SIV6ieekNvXca2J9rU0iHDn2h5ZT/kq sCl+6P35h9VUjLc31mgmieAgJ4+4hMXGLeZcm8lFuYBry/j70USXk283Q/a0iLp9Z+7a HMpaqWFZxkZnurXBd/+8OxRqAWbAtTjYQlC3/qj5s4DSjtA1yGmp9aw3CUmyCQvWspj9 9Wtp8NcEOcizZjj8DXm/KxERR4rKEoZF50Fihdui1qjkt6eK9vuOtxfjxLXSXRWC9sbj wRMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=7GzGeyuuNlTKu6KDj2nXgGKGEUoGHY+ThGa97FAzPYU=; b=TdI/c0PI/u/xoDomsSIl/8mmLG1zpfA/7Yc336jY155hj10K2SsvUwXIN693U0z8JR u/myHchnprem0rdg8HgKmc3x3rkZ4qFEMqJZ80lvUCF7E+q/lV6NelHJ52ImM6xwAEfu OYBKjdfRQk3jgnrgnaLn9eZFydypr7471iDm9ao18KOtzWu+Ez/FdGLRp5LEdPLu2iOC escOd1AScLHorlLUb0t4y6cYxirJ6netmRLsFXPZ3Ujoof1nex3QlqW2+v8Kb6qOxTWl ZyGi1la2h8wxRt+fAVaDQsUoN90jPFJ8i9MLCF4JZSgEK6uoHdTNuNjnh96486bfvbA+ 1vIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=C7kM2E4q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s198si7504733pgs.582.2019.03.12.10.26.24; Tue, 12 Mar 2019 10:26:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=C7kM2E4q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729835AbfCLRR5 (ORCPT + 99 others); Tue, 12 Mar 2019 13:17:57 -0400 Received: from mail.kernel.org ([198.145.29.99]:59996 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729385AbfCLRQ7 (ORCPT ); Tue, 12 Mar 2019 13:16:59 -0400 Received: from localhost (unknown [104.133.8.98]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 8A3E12184E; Tue, 12 Mar 2019 17:16:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1552411018; bh=f934MpeFxRpGpWuCjSD+9ctHNQcl3806edZJAO7H+gE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=C7kM2E4qBOLGtPGmpsdu/29Pxt0dWsNAVR+++1v3JxJC9M9KkNAiiCdNbQS5X1wLN QyONviMVkh9rYwSUf9RipaDZkBi/uwPwf5phmoq4d7TEbwCbhLBMk1QPxsP68kees9 5OsQWzJug1Z0XoPmCPPlbPPdm2WZ5qUN4I460OiY= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Markus Reichl , Ulf Hansson , Marek Szyprowski , Krzysztof Kozlowski Subject: [PATCH 4.14 125/135] ARM: dts: exynos: Fix pinctrl definition for eMMC RTSN line on Odroid X2/U3 Date: Tue, 12 Mar 2019 10:09:32 -0700 Message-Id: <20190312170352.651075725@linuxfoundation.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190312170341.127810985@linuxfoundation.org> References: <20190312170341.127810985@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review X-Patchwork-Hint: ignore MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.14-stable review patch. If anyone has any objections, please let me know. ------------------ From: Marek Szyprowski commit ec33745bccc8f336957c751f4153421cc9ef5a54 upstream. Commit 225da7e65a03 ("ARM: dts: add eMMC reset line for exynos4412-odroid-common") added MMC power sequence for eMMC card of Odroid X2/U3. It reused generic sd1_cd pin control configuration node and only disabled pull-up. However that time the pinctrl configuration was not applied during MMC power sequence driver initialization. This has been changed later by commit d97a1e5d7cd2 ("mmc: pwrseq: convert to proper platform device"). It turned out then, that the provided pinctrl configuration is not correct, because the eMMC_RTSN line is being re-configured as 'special function/card detect function for mmc1 controller' not the simple 'output', thus the power sequence driver doesn't really set the pin value. This in effect broke the reboot of Odroid X2/U3 boards. Fix this by providing separate node with eMMC_RTSN pin configuration. Cc: Reported-by: Markus Reichl Suggested-by: Ulf Hansson Fixes: 225da7e65a03 ("ARM: dts: add eMMC reset line for exynos4412-odroid-common") Signed-off-by: Marek Szyprowski Signed-off-by: Krzysztof Kozlowski Signed-off-by: Greg Kroah-Hartman --- arch/arm/boot/dts/exynos4412-odroid-common.dtsi | 13 ++++++------- 1 file changed, 6 insertions(+), 7 deletions(-) --- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi +++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi @@ -60,7 +60,7 @@ }; emmc_pwrseq: pwrseq { - pinctrl-0 = <&sd1_cd>; + pinctrl-0 = <&emmc_rstn>; pinctrl-names = "default"; compatible = "mmc-pwrseq-emmc"; reset-gpios = <&gpk1 2 GPIO_ACTIVE_LOW>; @@ -161,12 +161,6 @@ cpu0-supply = <&buck2_reg>; }; -/* RSTN signal for eMMC */ -&sd1_cd { - samsung,pin-pud = ; - samsung,pin-drv = ; -}; - &pinctrl_1 { gpio_power_key: power_key { samsung,pins = "gpx1-3"; @@ -184,6 +178,11 @@ samsung,pins = "gpx3-7"; samsung,pin-pud = ; }; + + emmc_rstn: emmc-rstn { + samsung,pins = "gpk1-2"; + samsung,pin-pud = ; + }; }; &ehci {