Received: by 2002:ac0:950c:0:0:0:0:0 with SMTP id f12csp3255758imc; Wed, 13 Mar 2019 12:55:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqzUR+cbcimRnHiiG+MQA6inH1120BjXiwxFzyNgP13Z9R6tbUoxFkn3A9U031BcmpYkV8DA X-Received: by 2002:a17:902:bb86:: with SMTP id m6mr47026046pls.4.1552506938167; Wed, 13 Mar 2019 12:55:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552506938; cv=none; d=google.com; s=arc-20160816; b=D5MJO4P3HDNYxv/o9T4kSxUgVCn750G6gUuKGzD6wkQfK0OhyeuXFSPiT2o517psHF VeemptRBaW84YVPb9C2wQCWeFpW/98ixz6p70xbcO+yb9s0hYl4/3jGrhX9MO0uFjJ/w DXSnLen6xdD2LzI+L2uNB5qrjr5CkGm2I39ABBntl/OUnoC+y4C2Miil+v0bBqS4dRM6 RcvehxF7wbFyt3WpFhPSMJ4QeJ7ZBu6ZhBZAip/lASMU9wW1zsKmz1/NwAZHAGkZAmKk wcOAjjqu1/FpHe6pGDkhPpjiCbiSStw46T696MzLMm9CJCFxvXoikOPuG7tVFa5ZHPZi bc8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=ODbtl2/UYtmq/K/oRt32S06bVY1HFqj0sqODkxm/2II=; b=yCjBwLoBU6B056zVh3q8a04O5DyAPkg8lJagN6XhBAS9ZmsTLAnKaBvO3JaFYsbfkK C1YVydVagwH4JmaDDmE5JZqZ6d6UEIQAOMYM3M2GbHwcCSnv1kBdk9vsIJK+M0yqxtnZ rK+Laxgngs3BvX8JJT7jyX71iofvpdFZtqwzHcA6kqAljBJFSWd21nYDADc2Dvia3m/I 8B71WB2bBQHoN0UKpTIyWQSWoaCICjNotbEoxkO4i1BjMDtjDjE4JWaO6XUXelMLD27Q 5v0bf6p/rBHwMfuJhI/UhfHeUSptI9SKMn+rZgcNBvpRoLEi1oJs90f/wsdh3fyjCld+ +IBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=XvRnWuGp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 27si388643pft.257.2019.03.13.12.55.22; Wed, 13 Mar 2019 12:55:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=XvRnWuGp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727005AbfCMTyu (ORCPT + 99 others); Wed, 13 Mar 2019 15:54:50 -0400 Received: from mail.kernel.org ([198.145.29.99]:36116 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726588AbfCMTyu (ORCPT ); Wed, 13 Mar 2019 15:54:50 -0400 Received: from mail-qk1-f170.google.com (mail-qk1-f170.google.com [209.85.222.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id E2CDA2146E; Wed, 13 Mar 2019 19:54:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1552506889; bh=wi6y8mM77vpmoNRFF7mr5+588IsMZDv9uEZHQGTKgvg=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=XvRnWuGp15p+sqSeqafipoBeSOKrWRvLVJv14+LLpUPhqA0z4v49x4BS82OXcqHGA nXk+R6KQC6uixPTnIAvFOQs5Tvpvpj3Lx6QJf/mSNWx1GErX46tu4273ABIKzrv3Wj 3ZKQWiS70NZwq9O8kXI9m9wMOmeJrFwjhSiIV08E= Received: by mail-qk1-f170.google.com with SMTP id n6so1905530qkf.1; Wed, 13 Mar 2019 12:54:48 -0700 (PDT) X-Gm-Message-State: APjAAAX49ble4w0EvihrqCsDU6PF3phNQTVat1kOtuapdCdK2jFzkZo9 zRfJGNLUOaF6sjwiaTKOsR3cwtyAXwxbsOZJWg== X-Received: by 2002:a37:5947:: with SMTP id n68mr167128qkb.326.1552506888146; Wed, 13 Mar 2019 12:54:48 -0700 (PDT) MIME-Version: 1.0 References: <20190312163051.155405-1-venture@google.com> In-Reply-To: <20190312163051.155405-1-venture@google.com> From: Rob Herring Date: Wed, 13 Mar 2019 14:54:36 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v7 1/2] dt-bindings: misc: aspeed-p2a-ctrl: add support To: Patrick Venture Cc: Mark Rutland , Joel Stanley , Andrew Jeffery , Greg Kroah-Hartman , devicetree@vger.kernel.org, "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , linux-aspeed@lists.ozlabs.org, "linux-kernel@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 12, 2019 at 11:30 AM Patrick Venture wrote: > > Document the ast2400, ast2500 PCI-to-AHB bridge control driver bindings. > > Signed-off-by: Patrick Venture > --- > Changes for v7: > - Moved node under the syscon node it requires > Changes for v6: > - None > Changes for v5: > - None > Changes for v4: > - None > Changes for v3: > - None > Changes for v2: > - Added comment about syscon required parameter. > --- > .../bindings/misc/aspeed-p2a-ctrl.txt | 48 +++++++++++++++++++ > 1 file changed, 48 insertions(+) > create mode 100644 Documentation/devicetree/bindings/misc/aspeed-p2a-ctrl.txt > > diff --git a/Documentation/devicetree/bindings/misc/aspeed-p2a-ctrl.txt b/Documentation/devicetree/bindings/misc/aspeed-p2a-ctrl.txt > new file mode 100644 > index 000000000000..088cc4e3dc54 > --- /dev/null > +++ b/Documentation/devicetree/bindings/misc/aspeed-p2a-ctrl.txt > @@ -0,0 +1,48 @@ > +====================================================================== > +Device tree bindings for Aspeed AST2400/AST2500 PCI-to-AHB Bridge Control Driver > +====================================================================== > + > +The bridge is available on platforms with the VGA enabled on the Aspeed device. > +In this case, the host has access to a 64KiB window into all of the BMC's > +memory. The BMC can disable this bridge. If the bridge is enabled, the host > +has read access to all the regions of memory, however the host only has read > +and write access depending on a register controlled by the BMC. > + > +Required properties: > +=================== > + > + - compatible: must be one of: > + - "aspeed,ast2400-p2a-ctrl" > + - "aspeed,ast2500-p2a-ctrl" > + > + - syscon: handle to syscon device node controlling PCI. > + > +Optional properties: > +=================== > + > +- memory-region: A phandle to a reserved_memory region to be used for the PCI > + to AHB mapping > + > +The p2a-control node should be the child of a syscon node with the required > +property: > + > +- compatible : Should be one of the following: > + "aspeed,ast2400-scu", "syscon", "simple-mfd" > + "aspeed,g4-scu", "syscon", "simple-mfd" > + "aspeed,ast2500-scu", "syscon", "simple-mfd" > + "aspeed,g5-scu", "syscon", "simple-mfd" > + > +Example: > + > +g4 Example > +---------- > + > +syscon: scu@1e6e2000 { > + compatible = "aspeed,ast2400-scu", "syscon", "simple-mfd"; > + reg = <0x1e6e2000 0x1a8>; > + > + p2a: p2a-control { > + compatible = "aspeed,ast2400-p2a-ctrl"; If there's a defined register range, then you could add a reg property (even though Linux doesn't use it). Either way, Reviewed-by: Rob Herring