Received: by 2002:ac0:950c:0:0:0:0:0 with SMTP id f12csp3792414imc; Thu, 14 Mar 2019 05:32:04 -0700 (PDT) X-Google-Smtp-Source: APXvYqw/3griQUVJokkWHzl5DgL+bvbhydaDYzvPuJZPABLE5hbRvg2C6J/KBJKAUvkkO0otOxSq X-Received: by 2002:a62:110c:: with SMTP id z12mr49573862pfi.184.1552566724847; Thu, 14 Mar 2019 05:32:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552566724; cv=none; d=google.com; s=arc-20160816; b=heoG/7O4q7pBxtzPN6RcB7kzVrjLUTDL8fIAhU+FfNCi7kUuKqPG6isBcc4/NpzcrL uu5sVTlFloZkg8DYy47C0SNgSPcHiEu+M8vh1KGMEyQHSADynJQ86QefWRx2yZUwfObe p83QV1CIDMkjkm2FAOQyVIGajqsutxWS8h5BCyd92dSQuVxftvEnY5YwiGN4LdjtEXJ6 d7DtHqtSsspBtAhiFBUcVDOgHC3vuJtzMRZ7xQujt/K/tgej/wjKMkiRbexme5NZen5K 04bCu15+Wo6OTbVyoFxEzm/paqZkZwUfe43V/C0HKv5N2j3zJJuI/SugHSNPgqfHIuQK OF4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rgWDXyitkPfkOwvJZbjg9H8+KzeLJbUpGMI+NATW6JM=; b=WPq9HuAiUVV/DhfJ8GLB3sMdspxad55LX8eSTXNRwRiWL//xfW1LdWKpfLRxMwOPoe YwKnfFcCSYv9+z5pxAUISLuJI3Jkg+nis8O5l2QLlpWx+YcY7FB3Q1iPKIMY2DWqWiWb 2xzoIWk/v86dePf8UNzzR9PLClkIGIAaL5FuoX7IC3veXzS45fH4BmsxpHcfdO6SMO1j +MkofAAGBdm+u+QKdHoXDYqn6ZY4874GWZoYmRZD9ExNvwJjScytbRSUbX/w/DfQYF7+ +0ep1JOTdEI4n0RmaTcQ0TfoxXhla6qDpNi5BjeJHzS/t9qHajadnb8BUBp00jxrzzcr /CmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=kjsTP5p0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t13si10547288pgp.271.2019.03.14.05.31.49; Thu, 14 Mar 2019 05:32:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=kjsTP5p0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727541AbfCNMa1 (ORCPT + 99 others); Thu, 14 Mar 2019 08:30:27 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:44436 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727161AbfCNMa0 (ORCPT ); Thu, 14 Mar 2019 08:30:26 -0400 Received: by mail-pf1-f195.google.com with SMTP id a3so3715251pff.11; Thu, 14 Mar 2019 05:30:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=rgWDXyitkPfkOwvJZbjg9H8+KzeLJbUpGMI+NATW6JM=; b=kjsTP5p0+GWOwXOYu5Bi9m2dVvaNyXAgG3YCKpsX9i/ir4zGPJ1XdAha7AiYWTIRQx JVKlbWUuqEZs+gnPWubwBp+pKtnB8cfcs9kUAfKkbFidA1dEErrQJ34CiXhuPVj0WJRI 7G9kA1A8jeRTXtfv5TH8fYyL/ksC9A0jJGm3YT3MsWqtZLpJGqTqyMj5lFyVWI9qFMhP ZwB6XiSmP4TrTRXE4IyWo22m2CFxYV4zT7We4nXWQjlhqvhgMwAkn2/DY4rrWfSOP7MT FPDFJD4aofzhSg4O0s25vCdzcEPON46c+MTAHsEqjtNPNfwFLHe/yR8d5sdwI0nkxyJK 9vhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rgWDXyitkPfkOwvJZbjg9H8+KzeLJbUpGMI+NATW6JM=; b=R3wl6P/GgOs8NR6kY7+1ATk6naAm9HkJ32fKiIFocB/nldQwhsb1a0+0Qcna0yGQCp dZXWdFPCPsaOS27sVS0v4PIjtmudyQmUk4Gm4pVlmf4Zz2XuqugvDx4i/2YCXLgwj/rP /jxd0SXZXudlHcy7kWvZtpMu+sJrmTC7KMrNWyGGjWsopqEEn6C7h5VprfJTO77ji5eH SjkVPX3sRxNVeZLjJzJ9ndx0tj7aPHoU4a4lhpYhrUdb++4vs7VrL8uMvB2mGZNrkaCt aVIfKH2lJ5Pi0v5yYZzDF8p959qql1/cLt1qrhEHE5HPozkw9DjMAaF1BEzBboZV/a43 kAEQ== X-Gm-Message-State: APjAAAUerDu+PABkJ2bhsb2WVtMBvdR88DVCx/7oUX0xjFhmBH1LqkEL 9IEgECb5Z1YnZD/fHZQmeVg= X-Received: by 2002:a63:f80f:: with SMTP id n15mr1305759pgh.283.1552566625638; Thu, 14 Mar 2019 05:30:25 -0700 (PDT) Received: from localhost.localdomain ([2001:268:c0a4:3974:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id m3sm16777366pgp.85.2019.03.14.05.30.19 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 14 Mar 2019 05:30:25 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, bgolaszewski@baylibre.com, linux-arm-kernel@lists.infradead.org, William Breathitt Gray Subject: [PATCH v10 05/10] gpio: gpio-mm: Utilize for_each_set_clump8 macro Date: Thu, 14 Mar 2019 21:31:17 +0900 Message-Id: <7c2fefac3369b9444c41764fcda6766959f49692.1552566114.git.vilhelm.gray@gmail.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-gpio-mm.c | 73 +++++++++++-------------------------- 1 file changed, 22 insertions(+), 51 deletions(-) diff --git a/drivers/gpio/gpio-gpio-mm.c b/drivers/gpio/gpio-gpio-mm.c index 8c150fd68d9d..4c1037a005ab 100644 --- a/drivers/gpio/gpio-gpio-mm.c +++ b/drivers/gpio/gpio-gpio-mm.c @@ -172,46 +172,26 @@ static int gpiomm_gpio_get(struct gpio_chip *chip, unsigned int offset) return !!(port_state & mask); } +static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; + static int gpiomm_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct gpiomm_gpio *const gpiommgpio = gpiochip_get_data(chip); - size_t i; - static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + unsigned int offset; + unsigned long gpio_mask; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + unsigned int port_addr; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ - port_state = inb(gpiommgpio->base + ports[i]); + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + port_addr = gpiommgpio->base + ports[offset / 8]; + port_state = inb(port_addr) & gpio_mask; - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + bitmap_set_value8(bits, ngpio, port_state, offset); } return 0; @@ -242,37 +222,28 @@ static void gpiomm_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct gpiomm_gpio *const gpiommgpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int out_port; + unsigned int offset; + unsigned long gpio_mask; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned int port_addr; unsigned int bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; + port_addr = gpiommgpio->base + ports[index]; - port = i / gpio_reg_size; - out_port = (port > 2) ? port + 1 : port; - bitmask = mask[BIT_WORD(i)] & bits[BIT_WORD(i)]; + bitmask = bitmap_get_value8(bits, ngpio, offset) & gpio_mask; spin_lock_irqsave(&gpiommgpio->lock, flags); /* update output state data and set device gpio register */ - gpiommgpio->out_state[port] &= ~mask[BIT_WORD(i)]; - gpiommgpio->out_state[port] |= bitmask; - outb(gpiommgpio->out_state[port], gpiommgpio->base + out_port); + gpiommgpio->out_state[index] &= ~gpio_mask; + gpiommgpio->out_state[index] |= bitmask; + outb(gpiommgpio->out_state[index], port_addr); spin_unlock_irqrestore(&gpiommgpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.21.0