Received: by 2002:ac0:a874:0:0:0:0:0 with SMTP id c49csp468111ima; Fri, 15 Mar 2019 06:58:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqyWvSxCvpFRiAlln8aLF24KB12MKxtCdXC/NnNq14D8aBg+MQ/9pUx7SUfqwr0ZW6qIULAU X-Received: by 2002:a63:5819:: with SMTP id m25mr3638167pgb.112.1552658335016; Fri, 15 Mar 2019 06:58:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552658335; cv=none; d=google.com; s=arc-20160816; b=0FNMmzpGQPJyJtp29viDTQni1jA7fU1Ol+hfg5XzvL9w6m+tmXPAH54GbCj+IeiM35 MWNmEs8GnBtbFulLjwts+I5d27os9P53HYmmtcGwkRCO3Pbxc7pGh9akP7yrQdn/+sqv E8mWBbQjWCToj4reIS5bB5PKwLIl1KBZ5hhAGw7Xi+57HdyNK1b4sR649a675helwKts d636aejctad0pThIs+lEj1IHDC11cXnX2H1oEAXwKJ6v2ZnWjNFU3aSPIp+FAUPXgCAc BaIZZ9kZKTV2GaDcQp36rOlLcSsZvx6B5GoKKcrf8nCNH8Ww8XGbh5ieP+anUuWZcyqq BXlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=DZcsemXvfglAUC0jGESedl+RTzmszV5G64pnxTWiH4g=; b=FsWhLiA3RxDni0ZurWwTuC0ByJXm/ZqbG8b3R1oaOdHWI8RyS7m8vk3tg6liSzPP5w uIeZji29G9EoHwsmfrykjGC5GZDhFVMP4T1HiFZdzQv4mixloZ15CafbDxfTKhg4LOFj tH3PUcyUGySpexxJWJ2asp7qHXl5graDbs3eIs8VoS60Ku3lNZ6qlWqteoVb1eCKRzZT JakmY+83yql1UFbTo5495JRclRW9K/Iw1G39ksE1TvWDRNk/GciKTSmtdGoQ91TIKs6V G7h7eBQpLRMqqAxauUAoi+BC3mdeb0WSoQPqfiLmu0tsoeHE77R2bQGRGa0IOmQLwtZ8 AyFw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=SfKmsVVC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r4si1802305plo.416.2019.03.15.06.58.39; Fri, 15 Mar 2019 06:58:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=SfKmsVVC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729221AbfCON5E (ORCPT + 99 others); Fri, 15 Mar 2019 09:57:04 -0400 Received: from mail-wm1-f66.google.com ([209.85.128.66]:35415 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727705AbfCON5C (ORCPT ); Fri, 15 Mar 2019 09:57:02 -0400 Received: by mail-wm1-f66.google.com with SMTP id y15so6231557wma.0 for ; Fri, 15 Mar 2019 06:57:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=DZcsemXvfglAUC0jGESedl+RTzmszV5G64pnxTWiH4g=; b=SfKmsVVC+drcRsqXUXJ6gvPIfn1f0k9kq04SPXA216aWmztGBUrCjafC40QyYDQpNb a26++I1pS+z5aAE6dkcL9WhceFW6xEYvu5w7Wl8KbhOIqGo5K0q9eKFgm6yzWK/uKqxD 4P5LjRKEEBbIWhBcqdnSxsvbnJQy2ANUpDbNNBez6K5LvN/8fMMTXcKn1ojzGQpWmN3W mGW5eF0CPP9U+/wOYjSOd2We8PtL6tEk3QJIpLsHvh5RLfEeSdm4qCENFrynm41sK8tJ ze/NUB1P5/y8vZbcacgq0Scwb9XxpUw1yVZaYzEm0wqZ00DOfjZJOibVEnrGuXL5ViX7 /Rqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=DZcsemXvfglAUC0jGESedl+RTzmszV5G64pnxTWiH4g=; b=I3uxjEeGnbxzQfwovE5AiGpDs9pPlN5vRDX1jcGEnMEvNQ6VeM9bvQYJI0IeMi8ye+ bSIuA9ZTepO0c3A/VFt/45qlwShJpzFd8spB/SWU6yufPgyHNhHeUmiFuUP1NRx0sLtk x0HhFdgrnaFBMV3+RGOaItKnCPbSkhBW7Obht+2Jr1sPw3HJFBs9yXjGqrpGJZfu0LLS wXF8p9rW1Z0dRi4regtpSGPJ/W5IFTp73rRUXmf/sD4foF9BWpC88G2olccFQ77rjbSs fiSZHOUErhtVP95PH2EoM3Ptn57jAcmiVa3Xfw8V0U1un4YGvb62bjudr1aBfpVKggno BGsA== X-Gm-Message-State: APjAAAWbyNSJMETvR5TmSgu0XWReAUjhRoup9PBmpC2QJgz4qT3mlNMK sBOghsioFI8VdkvYK4xOOtFMoQ== X-Received: by 2002:a7b:cf27:: with SMTP id m7mr2232123wmg.80.1552658220083; Fri, 15 Mar 2019 06:57:00 -0700 (PDT) Received: from bender.baylibre.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id a14sm2131900wrx.96.2019.03.15.06.56.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 15 Mar 2019 06:56:58 -0700 (PDT) From: Neil Armstrong To: devicetree@vger.kernel.org, khilman@baylibre.com, icenowy@aosc.io Cc: Neil Armstrong , dri-devel@lists.freedesktop.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/2] dt-bindings: gpu: mali-midgard: Add resets property Date: Fri, 15 Mar 2019 14:56:54 +0100 Message-Id: <20190315135655.28359-2-narmstrong@baylibre.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190315135655.28359-1-narmstrong@baylibre.com> References: <20190315135655.28359-1-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Amlogic ARM Mali Midgard requires reset controls to power on and software reset the GPU, adds these as optional in the bindings. Signed-off-by: Neil Armstrong --- .../devicetree/bindings/gpu/arm,mali-midgard.txt | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt b/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt index 18a2cde2e5f3..1b1a74129141 100644 --- a/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt +++ b/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt @@ -37,6 +37,20 @@ Optional properties: - operating-points-v2 : Refer to Documentation/devicetree/bindings/opp/opp.txt for details. +- resets : Phandle of the GPU reset line. + +Vendor-specific bindings +------------------------ + +The Mali GPU is integrated very differently from one SoC to +another. In order to accomodate those differences, you have the option +to specify one more vendor-specific compatible, among: + +- "amlogic,meson-gxm-mali" + Required properties: + - resets : Should contain phandles of : + + GPU reset line + + GPU APB glue reset line Example for a Mali-T760: -- 2.20.1