Received: by 2002:ac0:950e:0:0:0:0:0 with SMTP id f14csp1320101imc; Sun, 17 Mar 2019 10:23:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqwRF25D2wkRsq0ru0iMctpbSXbF/mkf03xb3RGxRcZaAT4u0lw2h2Vdpiq6ZAxpm5DcvT24 X-Received: by 2002:a17:902:a24:: with SMTP id 33mr14917992plo.275.1552843418998; Sun, 17 Mar 2019 10:23:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552843418; cv=none; d=google.com; s=arc-20160816; b=W9e2Mjn4ZTm9QP4en5erOtBoVg8cSiRhVdWPDe/SPjRybIOVAwYUT+/RcOKBiSMOpo n01EcFOgD1JVka+3mvwqTZRVe4Rczrg+21FbxY1hTDQPKkjQL+UiutQCWGzTAl37/LQn LiEMqWN2g/JWTBP0x99IAF57EmqzxH0gC/UmYMjtFYNWmgKQ0mtzjovJ/reo1750xFL3 ZVeAw3IvcKrFMVvkw18bmZS86rgHq6R6l5cTD74y7ReiHsPaY8kwlXLRN8G4oM7ptYU1 hpdUwGFOOLPePft7yiu+i2yjZrs3OKUvReLF42oSL501Z2Z9zxVBe/iTh4UKKH4UvCy6 Ix4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=5q8tDxRHUc8E5pQGrd6ryx+Sc4FDhH389ft0fev7EPI=; b=ijUv0yHGU8L8978jfLAUABhuuErGEGYpKnEZgxQL0m5iDkxMaJXeUJNfwGlM/GXyD/ AFJJcIa67RaefyBWGLmDJQeVq9Xa9RIrZmt8Q7WLw6zPNcV4IzrHkR9Ap/jWLEHUFh9P j5ZKDbuGS0qwUWLaL3XX3nZHf+j64iGyTwp6HniUdaUbBMF0wojSl4lh8pkXbaE7qFp8 6swowxhHR4oSVmdY6viPqI1wAsmiCVihCF5wRhVQbI4Suvr/ntSBWC/BVFdVcLTpUDKa TY5AI3+hqE2OEbST1HIiNGG9s8OI8hr5geHwdcQpNGEpn+AISK9ydlqHLv17M3eIGgak hYzQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x23si522092pfe.141.2019.03.17.10.23.22; Sun, 17 Mar 2019 10:23:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726748AbfCQRWo (ORCPT + 99 others); Sun, 17 Mar 2019 13:22:44 -0400 Received: from mx1.redhat.com ([209.132.183.28]:51412 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726115AbfCQRWo (ORCPT ); Sun, 17 Mar 2019 13:22:44 -0400 Received: from smtp.corp.redhat.com (int-mx08.intmail.prod.int.phx2.redhat.com [10.5.11.23]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mx1.redhat.com (Postfix) with ESMTPS id 8A1903084212; Sun, 17 Mar 2019 17:22:43 +0000 (UTC) Received: from laptop.redhat.com (ovpn-116-102.ams2.redhat.com [10.36.116.102]) by smtp.corp.redhat.com (Postfix) with ESMTP id 2278E19C71; Sun, 17 Mar 2019 17:22:34 +0000 (UTC) From: Eric Auger To: eric.auger.pro@gmail.com, eric.auger@redhat.com, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, kvmarm@lists.cs.columbia.edu, joro@8bytes.org, alex.williamson@redhat.com, jacob.jun.pan@linux.intel.com, yi.l.liu@linux.intel.com, jean-philippe.brucker@arm.com, will.deacon@arm.com, robin.murphy@arm.com Cc: kevin.tian@intel.com, ashok.raj@intel.com, marc.zyngier@arm.com, christoffer.dall@arm.com, peter.maydell@linaro.org, vincent.stehle@arm.com Subject: [PATCH v6 00/22] SMMUv3 Nested Stage Setup Date: Sun, 17 Mar 2019 18:22:10 +0100 Message-Id: <20190317172232.1068-1-eric.auger@redhat.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Scanned-By: MIMEDefang 2.84 on 10.5.11.23 X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.40]); Sun, 17 Mar 2019 17:22:43 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series allows a virtualizer to program the nested stage mode. This is useful when both the host and the guest are exposed with an SMMUv3 and a PCI device is assigned to the guest using VFIO. In this mode, the physical IOMMU must be programmed to translate the two stages: the one set up by the guest (IOVA -> GPA) and the one set up by the host VFIO driver as part of the assignment process (GPA -> HPA). On Intel, this is traditionnaly achieved by combining the 2 stages into a single physical stage. However this relies on the capability to trap on each guest translation structure update. This is possible by using the VTD Caching Mode. Unfortunately the ARM SMMUv3 does not offer a similar mechanism. However, the ARM SMMUv3 architecture supports 2 physical stages! Those were devised exactly with that use case in mind. Assuming the HW implements both stages (optional), the guest now can use stage 1 while the host uses stage 2. This assumes the virtualizer has means to propagate guest settings to the host SMMUv3 driver. This series brings this VFIO/IOMMU infrastructure. Those services are: - bind the guest stage 1 configuration to the stream table entry - propagate guest TLB invalidations - bind MSI IOVAs - propagate faults collected at physical level up to the virtualizer This series largely reuses the user API and infrastructure originally devised for SVA/SVM and patches submitted by Jacob, Yi Liu, Tianyu in [1-2] and Jean-Philippe [3-4]. Best Regards Eric This series can be found at: https://github.com/eauger/linux/tree/v5.0-2stage-v6 References: [1] [PATCH v5 00/23] IOMMU and VT-d driver support for Shared Virtual Address (SVA) https://lwn.net/Articles/754331/ [2] [RFC PATCH 0/8] Shared Virtual Memory virtualization for VT-d (VFIO part) https://lists.linuxfoundation.org/pipermail/iommu/2017-April/021475.html [3] [v2,00/40] Shared Virtual Addressing for the IOMMU https://patchwork.ozlabs.org/cover/912129/ [4] [PATCH v3 00/10] Shared Virtual Addressing for the IOMMU https://patchwork.kernel.org/cover/10608299/ History: v5 -> v6: - Fix compilation issue when CONFIG_IOMMU_API is unset v4 -> v5: - fix bug reported by Vincent: fault handler unregistration now happens in vfio_pci_release - IOMMU_FAULT_PERM_* moved outside of struct definition + small uapi changes suggested by Kean-Philippe (except fetch_addr) - iommu: introduce device fault report API: removed the PRI part. - see individual logs for more details - reset the ste abort flag on detach v3 -> v4: - took into account Alex, jean-Philippe and Robin's comments on v3 - rework of the smmuv3 driver integration - add tear down ops for msi binding and PASID table binding - fix S1 fault propagation - put fault reporting patches at the beginning of the series following Jean-Philippe's request - update of the cache invalidate and fault API uapis - VFIO fault reporting rework with 2 separate regions and one mmappable segment for the fault queue - moved to PATCH v2 -> v3: - When registering the S1 MSI binding we now store the device handle. This addresses Robin's comment about discimination of devices beonging to different S1 groups and using different physical MSI doorbells. - Change the fault reporting API: use VFIO_PCI_DMA_FAULT_IRQ_INDEX to set the eventfd and expose the faults through an mmappable fault region v1 -> v2: - Added the fault reporting capability - asid properly passed on invalidation (fix assignment of multiple devices) - see individual change logs for more info Eric Auger (13): iommu: Introduce bind/unbind_guest_msi vfio: VFIO_IOMMU_BIND/UNBIND_MSI iommu/smmuv3: Get prepared for nested stage support iommu/smmuv3: Implement attach/detach_pasid_table iommu/smmuv3: Implement cache_invalidate dma-iommu: Implement NESTED_MSI cookie iommu/smmuv3: Implement bind/unbind_guest_msi iommu/smmuv3: Report non recoverable faults vfio-pci: Add a new VFIO_REGION_TYPE_NESTED region type vfio-pci: Register an iommu fault handler vfio_pci: Allow to mmap the fault queue vfio-pci: Add VFIO_PCI_DMA_FAULT_IRQ_INDEX vfio: Document nested stage control Jacob Pan (4): driver core: add per device iommu param iommu: introduce device fault data iommu: introduce device fault report API iommu: Introduce attach/detach_pasid_table API Jean-Philippe Brucker (2): iommu/arm-smmu-v3: Link domains and devices iommu/arm-smmu-v3: Maintain a SID->device structure Liu, Yi L (3): iommu: Introduce cache_invalidate API vfio: VFIO_IOMMU_ATTACH/DETACH_PASID_TABLE vfio: VFIO_IOMMU_CACHE_INVALIDATE Documentation/vfio.txt | 83 ++++ drivers/iommu/arm-smmu-v3.c | 581 ++++++++++++++++++++++++++-- drivers/iommu/dma-iommu.c | 145 ++++++- drivers/iommu/iommu.c | 201 +++++++++- drivers/vfio/pci/vfio_pci.c | 214 ++++++++++ drivers/vfio/pci/vfio_pci_intrs.c | 19 + drivers/vfio/pci/vfio_pci_private.h | 18 + drivers/vfio/pci/vfio_pci_rdwr.c | 73 ++++ drivers/vfio/vfio_iommu_type1.c | 158 ++++++++ include/linux/device.h | 3 + include/linux/dma-iommu.h | 18 + include/linux/iommu.h | 137 +++++++ include/uapi/linux/iommu.h | 233 +++++++++++ include/uapi/linux/vfio.h | 102 +++++ 14 files changed, 1951 insertions(+), 34 deletions(-) create mode 100644 include/uapi/linux/iommu.h -- 2.20.1