Received: by 2002:ac0:950e:0:0:0:0:0 with SMTP id f14csp1489683imc; Sun, 17 Mar 2019 16:09:01 -0700 (PDT) X-Google-Smtp-Source: APXvYqwjCJ3rTESDxINuu07ShRSoKSXcRedw3E70s75CVdav2szdvPENyEWvgYkUcG5ZB4q2VEk9 X-Received: by 2002:a17:902:8303:: with SMTP id bd3mr16987471plb.10.1552864141135; Sun, 17 Mar 2019 16:09:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552864141; cv=none; d=google.com; s=arc-20160816; b=m25IDaohZUl+omUj56I43cEJrLrd//Zmx9Uwmg0DZmhX1/9K8WBHEiMYGLwFElVMPY qnkDW0U/+fidJRHqqj6N/77cyM3rdYkF8eyy9uJUBvWy5sqb11kjXlrnB9cLBB1kimnt U0LIj++2hJU1EvtwFAA+TEshqJqa4lqfJKgfg9Yuk6nEeUFuSBTxR+y5euSKwJjJs2ks KNJOXBbTCMiT2eNNvhmxQMfpYDeoI27lDw8th6ZhvYGlg49eN7G2n6KfF1NzsSACh/UI aRWhoP2aaASM5B3KrphjuZiMB8JiVRAaZe9DV/4zNbqtUDA09FcyKqXuptAWGDoUxtdH 2HPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=NNacmohDY8QaFKTP29fc7SErMbZgJCv6ERX09++33yM=; b=piPBjXu9AXTtQ6a6BTagW4GVODw8lKMokL942xJmQbD60Dc6L2oYKcZrNV6orID3TM lQO8rGd46zPAV5JX0qY3bZ53HhgoM2bOzMep++2lhQkrvVn0RYoHzjuPFJvoHlQ0HfP/ aoKN3sJ+hqVVicBGRPxQGHOV+uyQmcuVVQIIHm8uSP+yAwS2GafA7KukSDuLfkw9bD9p FPAfWg9URUuKoYGHdU4gOqh0XSRrLlKlAqblauVGGd+bCYU3EgPhPAWnUSf1tMHCXt5c VTFIVH6kY0j7jiCmsL8DeAjOVdn4p/QYdTtxBso8BxpjPYVh3g7CXQvU4C4PixgJa9/v oLwQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=lSdKS8NJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d16si7334695pgv.70.2019.03.17.16.08.45; Sun, 17 Mar 2019 16:09:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=lSdKS8NJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727468AbfCQXFf (ORCPT + 99 others); Sun, 17 Mar 2019 19:05:35 -0400 Received: from mail.kmu-office.ch ([178.209.48.109]:58964 "EHLO mail.kmu-office.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726229AbfCQXFf (ORCPT ); Sun, 17 Mar 2019 19:05:35 -0400 Received: from zyt.lan (unknown [IPv6:2a02:169:3465::564]) by mail.kmu-office.ch (Postfix) with ESMTPSA id 6EFCA5C0D18; Mon, 18 Mar 2019 00:05:33 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=agner.ch; s=dkim; t=1552863933; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type: content-transfer-encoding:content-transfer-encoding:in-reply-to: references; bh=NNacmohDY8QaFKTP29fc7SErMbZgJCv6ERX09++33yM=; b=lSdKS8NJ95pzEg3ovBK2als63igadCOM4ZLTUrOdZpbZlNUBHR8cvTGC4DuavdKWIXYLad yZ+QMWgHSJwxK67ZTFLMuTBoDKeLPafdsnA/WxLEXpI6q/HqGPt5jf1892s2ON4ifW0USK vVb00RJ29m6YfxBLpgeEUoA5AqvF0dA= From: Stefan Agner To: linux@armlinux.org.uk Cc: robin.murphy@arm.com, will.deacon@arm.com, ndesaulniers@google.com, natechancellor@gmail.com, arnd@arndb.de, ard.biesheuvel@linaro.org, nicolas.pitre@linaro.org, thierry.reding@gmail.com, julien.thierry@arm.com, mark.rutland@arm.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Stefan Agner Subject: [PATCH v2 1/2] ARM: drop WASM to work around LLVM issue Date: Mon, 18 Mar 2019 00:05:26 +0100 Message-Id: X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Currently LLVM's integrated assembler does not recognize .w form of the pld instructions (LLVM Bug 40972 [0]): ./arch/arm/include/asm/processor.h:133:5: error: invalid instruction "pldw.w\t%a0 \n" ^ :2:1: note: instantiated into assembly here pldw.w [r0] ^ 1 error generated. The W macro for generating wide instructions when targeting Thumb-2 is not strictly required for the preload data instructions (pld, pldw) since they are only available as wide instructions. The GNU assembler works with or without the .w appended when compiling an Thumb-2 kernel. Drop the macro to work around LLVM Bug 40972 issue. [0] https://bugs.llvm.org/show_bug.cgi?id=40972 Signed-off-by: Stefan Agner --- Changes in v2: - Reword commit message to reflect the fact that this is a work around for LLVM. arch/arm/include/asm/processor.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/include/asm/processor.h b/arch/arm/include/asm/processor.h index 57fe73ea0f72..5d06f75ffad4 100644 --- a/arch/arm/include/asm/processor.h +++ b/arch/arm/include/asm/processor.h @@ -135,8 +135,8 @@ static inline void prefetchw(const void *ptr) __asm__ __volatile__( ".arch_extension mp\n" __ALT_SMP_ASM( - WASM(pldw) "\t%a0", - WASM(pld) "\t%a0" + "pldw\t%a0", + "pld\t%a0" ) :: "p" (ptr)); } -- 2.21.0