Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp232517img; Mon, 18 Mar 2019 01:45:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqxH8fyRx9Y2j8srEpUiOe8tQTwZO9azpvGZ7stdYADpXdArx9cwesgV8A+XVFDT94QQ7k1Y X-Received: by 2002:a63:6903:: with SMTP id e3mr16728381pgc.147.1552898755053; Mon, 18 Mar 2019 01:45:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552898755; cv=none; d=google.com; s=arc-20160816; b=a3zwLPQIWFa3IowHZQrchtaIujN173QjMzeJ1YQh7Vt4qt+WEWuCkGL1AGsho1zEVu 04cfan0j/JHhtPxg2U1fYTQK8KjmlqFJxdQaDhtKKhaDeOdRm1I8RR1Jg2jxJTdjutPC kvHs9kUFS29rBetBiES9RsSf0sEsgh3+DfaE5Mi8qDOP4AxjPoyU086KNolpxX56CRzr u/yoor2wLoI+Ia3M05NXtfNJEk9Gh1gB0hdaCXg7CfHOhRsfc3vt/0vG6T10PoUpmSMz wSpW952fISsNZo/xCyyYHc8YZVGAs0vUBZjvtqj2U6q0mq66Ox1tDPkwqYBCGqMvkmU9 W36g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=DSM3GrNCn4QCDCzyp/uvE7oNW+8UczQv7LYdWUBTeFk=; b=DACLSXK6pI/9cSq6Nw5zqiF7GHy30wwBGcR07Q1OFcUwmxUDQRID+WV5aWoBsA3GD4 +22eSRvcr8N9Gz80txQEZK5lCjQQdl3cdlw/2f3x8z25yk7dMWLzUjlT4XV03GnzvAkp T6T7RAvl7Fu+LG0ZtzLjVuSTQMoXO7kQj9CEYJWaGlu9vuOdyrPj/dUM8lYoSirQF8Q8 HJ70dr7JCtZ0eqpcjIuVXidmMxisL1Wi34EdkaVhoqvCeiBrvXfbJnTgkI+Zb2IXbrby kbf26UiiAueqJstrme3YokiD8hLAO54ald673WADrp++XpePpXOGS3GO4kVUMjxd6bQM eh1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f3si9171498pfc.158.2019.03.18.01.45.39; Mon, 18 Mar 2019 01:45:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727079AbfCRInF (ORCPT + 99 others); Mon, 18 Mar 2019 04:43:05 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:1761 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726704AbfCRInA (ORCPT ); Mon, 18 Mar 2019 04:43:00 -0400 X-UUID: 54f89a9753cc4d9eaf2598e2aa7df394-20190318 X-UUID: 54f89a9753cc4d9eaf2598e2aa7df394-20190318 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 120850136; Mon, 18 Mar 2019 16:42:44 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs03n2.mediatek.inc (172.21.101.182) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 18 Mar 2019 16:42:35 +0800 Received: from mtkslt303.mediatek.inc (10.21.14.116) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 18 Mar 2019 16:42:35 +0800 From: Erin Lo To: Matthias Brugger , Rob Herring , Mark Rutland CC: , srv_heupstream , , , , , , , Subject: [PATCH v9] Add basic and clock support for Mediatek MT8183 SoC Date: Mon, 18 Mar 2019 16:42:31 +0800 Message-ID: <1552898552-13045-1-git-send-email-erin.lo@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 0668F928F97FCA96D4F29756B84F46943B93C36C95FBA686C3B80493995455E62000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MT8183 is a SoC based on 64bit ARMv8 architecture. It contains 4 CA53 and 4 CA73 cores. MT8183 share many HW IP with MT65xx series. This patchset was tested on MT8183 evaluation board and use correct clock to shell. Based on v5.1-rc1 and http://lists.infradead.org/pipermail/linux-mediatek/2019-March/017963.html Change in v9: Remove pio node since binding is not documented yet Change in v8: 1. Fix interrupt-parent of pio node 2. Remove pinfunc.h and spi node patches Change in v7: 1. Place all the MMIO peripherals under one or more simple-bus nodes 2. Make the pinfunc.h and spi node into seperate patch 3. Modify SPIs pamerater from 4 back to 3 and remove patch "support 4 interrupt parameters for sysirq" 4. Rename intpol-controller to interrupt-controller 5. Rename pinctrl@1000b000 to pinctrl@10005000 Change in v6: 1. Remove power and iommu nodes 2. Fix dtb build warning 3. Fix pinctrl binding doc 4. Fix '_' in node names Change in v5: 1. Collect all device tree nodes to the last patch 2. Add PMU 3. Add Signed-off-by 4. Remove clock driver code and binding doc 5. Add pinctrl, iommu, spi, and pwrap nodes Change in v4: 1. Correct syntax error in dtsi 2. Add MT8183 clock support Change in v3: 1. Fill out GICC, GICH, GICV regions 2. Update Copyright to 2018 Change in v2: 1. Split dt-bindings into different patches 2. Correct bindings for supported SoCs (mtk-uart.txt) Ben Ho (1): arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and Makefile arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8183-evb.dts | 31 +++ arch/arm64/boot/dts/mediatek/mt8183.dtsi | 311 ++++++++++++++++++++++++++++ 3 files changed, 343 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8183-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8183.dtsi -- 1.9.1