Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp635366img; Mon, 18 Mar 2019 10:45:15 -0700 (PDT) X-Google-Smtp-Source: APXvYqwlCuTUQrNQISxsVug2D1gQcZc1p6R5RIfq0D8dcjyG9vYqXHozO7wdr/E42O78nosK47PW X-Received: by 2002:aa7:809a:: with SMTP id v26mr20482628pff.103.1552931115866; Mon, 18 Mar 2019 10:45:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552931115; cv=none; d=google.com; s=arc-20160816; b=FSlOvJlrFzR6DzTHv5o8j1dBRkJqAI2Ena73Dbw4f8Y8kE6vkT3tkJXaOdG4Bcqk82 dlNeVia4BHzTtwjOsjGdtPnHfYSPv/aTsX4NaBQYEQMsVuqeJuU+OGZWHnn7dAAjoxXc lPmmGCDg7JP/lpkWQVZZaJxcOzEYKyj3zuKMYbowt9Wj7L3KbSyrWdeMkrlmMG933xsj Fl4EqelLLj2TToMbYtBjV7rGk7m0PoSN4qqJ6PhKZzXyW66dFeGFjfs5Fa/mPik8EFSs DP6tRgpBvENqoYMkZwalGG9KkcZc5NrybAwIIduIIVyE5ErSOaCS5Hu4hP/DEHjz4YDF P0dw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=kHsOVnJXGI3O8f6ng7jn0pjh/L1b/p7CqOVH8UW9oqo=; b=s4MQjStDqtV7EPY4Lh/lP1/+GRR6Dur1g00CxFysulNmxKv+0/FMmeGJSCEBP54tsj 6XhTB/iurQjt7g31AMMMZ7s7B7G0aDj+CAi8N2Wq0W1ZlnRFBKb07v7IxqekdII6BTvm 2nmM0ornMAdUmcDuWWYBr/X9q+uQoyWhQ+uT9XDFF+Gn9smEg50zqTGBYvICmMexyz4x gk9w371w8LeJYA7Xtv5dzPRH4zB9gX0tg1KiQdeq8XkUVegmNytNpmg44hC6GoaBQoq9 nXw7eaB54rqJwIeRHoVzG5L11ByzAklIZRQMW1F0K0u31fVcyHUKpzNaicm2tn7JKeYU vxIA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u9si5724660pls.34.2019.03.18.10.45.00; Mon, 18 Mar 2019 10:45:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726623AbfCRRnx (ORCPT + 99 others); Mon, 18 Mar 2019 13:43:53 -0400 Received: from foss.arm.com ([217.140.101.70]:38906 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727930AbfCRRmn (ORCPT ); Mon, 18 Mar 2019 13:42:43 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7C1A5EBD; Mon, 18 Mar 2019 10:42:43 -0700 (PDT) Received: from why.wild-wind.fr.eu.org (usa-sjc-mx-foss1.foss.arm.com [217.140.101.70]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 221EE3F614; Mon, 18 Mar 2019 10:42:40 -0700 (PDT) Date: Mon, 18 Mar 2019 17:42:36 +0000 From: Marc Zyngier To: Lina Iyer Cc: swboyd@chromium.org, evgreen@chromium.org, linux-kernel@vger.kernel.org, rplsssn@codeaurora.org, linux-arm-msm@vger.kernel.org, thierry.reding@gmail.com, bjorn.andersson@linaro.org, dianders@chromium.org, linus.walleij@linaro.org, Rob Herring Subject: Re: [PATCH v4 03/10] of/irq: document properties for wakeup interrupt parent Message-ID: <20190318174236.072f0a95@why.wild-wind.fr.eu.org> In-Reply-To: <20190313211844.29416-4-ilina@codeaurora.org> References: <20190313211844.29416-1-ilina@codeaurora.org> <20190313211844.29416-4-ilina@codeaurora.org> Organization: ARM Ltd X-Mailer: Claws Mail 3.17.1 (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 13 Mar 2019 15:18:37 -0600 Lina Iyer wrote: Please do Cc Rob when posting DT related patches. > Some interrupt controllers in a SoC, are always powered on and have a > select interrupts routed to them, so that they can wakeup the SoC from > suspend. Add wakeup-parent DT property to refer to these interrupt > controllers. > > If the interrupts routed to the wakeup parent are not sequential, than a > map needs to exist to associate the same interrupt line on multiple > interrupt controllers. Providing this map in every driver is cumbersome. > Let's add this in the device tree and document the properties to map the > interrupt specifiers > > Signed-off-by: Lina Iyer > --- > Changes in v4: > - Added this documentation > --- > .../interrupt-controller/interrupts.txt | 39 +++++++++++++++++++ > 1 file changed, 39 insertions(+) > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt b/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt > index 8a3c40829899..917b598317f5 100644 > --- a/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt > +++ b/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt > @@ -108,3 +108,42 @@ commonly used: > sensitivity = <7>; > }; > }; > + > +3) Interrupt wakeup parent > +-------------------------- > + > +Some interrupt controllers in a SoC, are always powered on and have a select > +interrupts routed to them, so that they can wakeup the SoC from suspend. These > +interrupt controllers do not fall into the category of a parent interrupt > +controller and can be specified by the "wakeup-parent" property and contain a > +single phandle referring to the wakeup capable interrupt controller. > + > + Example: > + wakeup-parent = <&pdc_intc>; > + > + > +4) Interrupt mapping > +-------------------- > + > +Sometimes interrupts may be detected by more than one interrupt controller > +(depending on which controller is active). The interrupt controllers may not > +be in hierarchy and therefore the interrupt controller driver is required to > +establish the relationship between the same interrupt at different interrupt > +controllers. If these interrupts are not sequential then a map needs to be > +specified to help identify these interrupts. > + > +Mapping the interrupt specifiers in the device tree can be done using the > +"irqdomain-map" property. The property contains interrupt specifier at the > +current interrupt controller followed by the interrupt specifier at the mapped > +interrupt controller. > + > + irqdomain-map = > + > +The optional properties "irqdomain-map-mask" and "irqdomain-map-pass-thru" may > +be provided to help interpret the valid bits of the incoming and mapped > +interrupt specifiers respectively. > + > + Example: > + irqdomain-map = <22 0 &intc 36 0>, <24 0 &intc 37 0>; > + irqdomain-map-mask = <0xff 0>; > + irqdomain-map-pass-thru = <0 0xff>; This doesn't quite explain how the mask and pass-thru properties are used. I guess that the mask is used to define the 'useful bits' on the incoming side, but pass-thru puzzles me. In your example, does it mean that incoming lines map to outgoing interrupt <0 0>? Thanks, M. -- Without deviation from the norm, progress is not possible.