Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Date:   Tue, 19 Mar 2019 15:27:56 +0100
From:   Jonathan =?utf-8?Q?Neusch=C3=A4fer?= <j.neuschaefer@gmx.net>
To:     Aisheng Dong <aisheng.dong@nxp.com>
Cc:     Jonathan =?utf-8?Q?Neusch=C3=A4fer?= <j.neuschaefer@gmx.net>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <festevam@gmail.com>,
        dl-linux-imx <linux-imx@nxp.com>,
        Lucas Stach <l.stach@pengutronix.de>,
        Michael Grzeschik <m.grzeschik@pengutronix.de>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH RESEND] clk: imx5: Fix i.MX50 clock registers
Message-ID: <20190319142756.GB2095@latitude>
References: <20190318231737.8459-1-j.neuschaefer@gmx.net>
 <AM0PR04MB4211990282677EEB9D3928F380400@AM0PR04MB4211.eurprd04.prod.outlook.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
        protocol="application/pgp-signature"; boundary="FCuugMFkClbJLl1L"
Content-Disposition: inline
In-Reply-To: <AM0PR04MB4211990282677EEB9D3928F380400@AM0PR04MB4211.eurprd04.prod.outlook.com>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk


--FCuugMFkClbJLl1L
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Mar 19, 2019 at 02:16:51PM +0000, Aisheng Dong wrote:
> > From: Jonathan Neusch=C3=A4fer [mailto:j.neuschaefer@gmx.net]
> >=20
> > There are a few differences between the i.MX50 clock tree and those of
> > i.MX51 and i.MX53 that are not yet handled in clk-imx51-imx53.c.
> > This patch handles the following differences:
> >=20
> > - i.MX50 does not have a periph_apm clock. Instead, the main bus clock
> >   (a.k.a. periph_clk) comes directly from a MUX between pll1_sw,
> >   pll2_sw, pll3_sw, and lp_apm.
> > - The MUX bits for esdhc_{a,c,d}_sel are shifted by one bit within
> >   CSCMR1.
> >=20
>=20
> Can you please split them into two patches?
> Otherwise, the fix seems good to me.

Ok, I'll do that.


Jonathan Neusch=C3=A4fer

--FCuugMFkClbJLl1L
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCgAdFiEEvHAHGBBjQPVy+qvDCDBEmo7zX9sFAlyQ/GQACgkQCDBEmo7z
X9uhphAAgBpoUw6ho6BKXRsGJUf7dmdmUVAfxuYnaY9XohdkWqEovb/8VfB57U5x
+OEFkqkXO8FHHmgRqml+zb/+TkqDOATSRLX+beaeiEFmVEWeU2z9+iDk0aS5O0vg
MoiHQgmHuI3ZNglfd9Yr5VX/+AxkY+Y6DEd6lSu5P/sKjdLNwH3OGilCooRqEgTZ
Vfh1MX/MH1atmHsyw7cdqpQ3MKafCHJEimvfv6G3YlGQ7wq5+1ydybvEJL/Tu5gF
QMtQZ3nnLCRq8AG4egqzWpMSVJZZJDjjPyEtUSZ9fw9JFYa9ZmKPGhI+/Ca7aWp3
tUsIGTCXUpBHhtw6gZ8kwrId9gbk/aIzALwJW23Gy1a1BoQ66xWNSZ+LWOEBQgjE
WQOG4cE3SCA5Eifh4YsFUS5SckXJ2MDd1YP6pGOITU3RvLSlysxgLtC6ON666cMD
5nbTX9vrK4xwYA+uGS3ufoOPFtLlEY/r2Wsi5ljILgGqNLl9OT2X2/7d5GCDQPE6
IwPW2uUZ5UKExrtUKN1yhLIuRThcZBw4bRxBShTFBm4bKOW9ykr55HHaTfFX3BRi
T7fbTCGLJer7Z7CGlMaf6zVFNie4UAQXRPcORq8ucp+ceBNh00e/is1OgZXBYnrs
jrpHWEh+Sd/SwWV+pW0omucjPMdX5GSQbP67x4rNA8Ln8OJC4v0=
=UGky
-----END PGP SIGNATURE-----

--FCuugMFkClbJLl1L--