Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp698906img; Thu, 21 Mar 2019 07:11:37 -0700 (PDT) X-Google-Smtp-Source: APXvYqwvtrexXM1Qb5XgTgw5JId0s7s1o/CsVQm+HWO3u20ruq1NQ6kcmlRgH460SgQ3pNRyuF7Y X-Received: by 2002:a63:784e:: with SMTP id t75mr3532185pgc.326.1553177497830; Thu, 21 Mar 2019 07:11:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553177497; cv=none; d=google.com; s=arc-20160816; b=yBiO3v3OmfV9hekTNo9VTfbsmLpETb3CGnEynlU/AfbLXKpkjY8oo2RqwhPrO6NPuP cyZxd4w0JHLaaTd+B1PuGX5jj1KIJ73YPYuw4u44jBYPeMgl2Pr0cm0zo5bsooTFMZ+z ca3+z8AKf6UBuj/guGwKvt2bqULzAyVCjRDtoq5V1ZNl/WMN3t8YAXRxc4Iid8lAGF2p R3L7GkmekQEslmFI0jnYgLRHLlTWe/t0iXTI+okwYrKZmjdNNCvXluRWPBMS8ihwerki t9CQqjifHFkGx45afwmVbDz8+lg+DeDwUQmSXnFR/Wti8e9cLj1/lsKFAtkCybpVAvV8 NumA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=jfIovEfHpCgqOEUBk/fq2zpws17rw5wQZ1jxN4cAsMA=; b=jo7ZwGKCzTzulInQpNA0SotZwMShc7GK5Y9CC2QxxSuozuVofn1/uoIPwK659SquN5 +e8ji1J28gb+wREz7mM1UAIu0YTxSowPI87OyQBxIbkoW3YLnlOwj5F/zyDiOPDbGwSq j0raG2dxT/01ER+86ecFHigODcVlxmNreddsGfqnIv4yTwQUORHfAk9UBs8Vne9kdhyv mfQPYP25M4LGp30tSmrGpv/hcecTG5KTJWk2mCy4ueS/YyOHI4kEy29daNMLSZsXQlOW wNGQ6SJZ5Et1j2+cxdjMJ4YcbCcluyrwUYPGnLdZA2oMfAKp0uZrndEJLL1qZbbVKSha Lisg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bgdev-pl.20150623.gappssmtp.com header.s=20150623 header.b=uC1w7In2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v11si4447203plo.377.2019.03.21.07.11.22; Thu, 21 Mar 2019 07:11:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@bgdev-pl.20150623.gappssmtp.com header.s=20150623 header.b=uC1w7In2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728464AbfCUOKY (ORCPT + 99 others); Thu, 21 Mar 2019 10:10:24 -0400 Received: from mail-wm1-f68.google.com ([209.85.128.68]:54787 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727823AbfCUOKV (ORCPT ); Thu, 21 Mar 2019 10:10:21 -0400 Received: by mail-wm1-f68.google.com with SMTP id f3so2918408wmj.4 for ; Thu, 21 Mar 2019 07:10:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=jfIovEfHpCgqOEUBk/fq2zpws17rw5wQZ1jxN4cAsMA=; b=uC1w7In23JDSckIbYALpbUQJVxsXPN1JNyf2zP2ZQSPvMOz5d4bbBIRwKJbrfeOhJ0 fKHZQnZAkARLDAUz/PodhpTW57hiKbK/gqFMc3NmgAs6KclseGPpyyqd4zNZ9I8TBOFr YRdEyr+KMmfC9jpMdo47b+CjdSdvLe9GNw1vLUJcwxI1FDdYFSD0eHqH9BuanWEEK4cq Ar3MAU+gAtE1hW3ATaSfygKgmY4Sr4k4mPQVU++1JO+ucdU795N6QPY3A3/5BjiRtVm0 N3TGQwnM9z9WmA7JDEJcMeSVMX7XjhdCjV5Cc6/pYhyI94cIbRRi3Fv4beagUENd7B9O VcAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=jfIovEfHpCgqOEUBk/fq2zpws17rw5wQZ1jxN4cAsMA=; b=jR7f2GJpBoF+oEWoxVgqNkITj13xwqCiCTDoBA4XuHIueUI3VDCxQZj2BOBUVpCkEE m7OdyEQKA18sworjep9Snppn/P+G2RDpglqim4QPM+eKpbTCo79i89oWJ2WGm/JwpxBm ncPwuq5GuZ2YUgtk8vei/39l5uDJW6vYGZVASL46Ppq0Z6rMYeUQejq/yx9g95CG5M9a 6FxIO/CtVy1L0Uo+JPIQhFPcIx/JuIMYUJP3ev4K+XBMt64mnv2Zuc/W9qg9Jc2B2QMM /Dfxlv+ygsLR/6Av8uO1oJaXgC3bgmtJWQWy3HN7U2j26UD61fW+UVKNpjeCRRe6O23q ug4w== X-Gm-Message-State: APjAAAXbg6gqcoYbaAXHzB35O01TIA4xiUp2rvajerhap3aHiqrJB6fA P7525ikPb1vj+6pySDknFM+Z0Q== X-Received: by 2002:a1c:1b10:: with SMTP id b16mr2789761wmb.90.1553177418018; Thu, 21 Mar 2019 07:10:18 -0700 (PDT) Received: from localhost.localdomain (aputeaux-684-1-20-74.w90-86.abo.wanadoo.fr. [90.86.223.74]) by smtp.gmail.com with ESMTPSA id z14sm7513921wrv.78.2019.03.21.07.10.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 21 Mar 2019 07:10:17 -0700 (PDT) From: Bartosz Golaszewski To: Sekhar Nori , Kevin Hilman , Rob Herring , Mark Rutland , David Lechner Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski Subject: [PATCH 2/4] ARM: dts: da850: add cpu node and operating points to DT Date: Thu, 21 Mar 2019 15:10:08 +0100 Message-Id: <20190321141010.19612-3-brgl@bgdev.pl> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190321141010.19612-1-brgl@bgdev.pl> References: <20190321141010.19612-1-brgl@bgdev.pl> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: David Lechner This adds a cpu node and operating points to the common da850.dtsi file. Additionally, a regulator is added to the LEGO EV3 board along with some board-specific CPU configuration. Regulators need to be hooked up on other boards to get them working. Signed-off-by: David Lechner Signed-off-by: Bartosz Golaszewski --- arch/arm/boot/dts/da850-lcdk.dts | 31 +++++++++++++++ arch/arm/boot/dts/da850-lego-ev3.dts | 30 +++++++++++++++ arch/arm/boot/dts/da850.dtsi | 56 ++++++++++++++++++++++++++++ 3 files changed, 117 insertions(+) diff --git a/arch/arm/boot/dts/da850-lcdk.dts b/arch/arm/boot/dts/da850-lcdk.dts index 26f453dc8370..f29ed9010812 100644 --- a/arch/arm/boot/dts/da850-lcdk.dts +++ b/arch/arm/boot/dts/da850-lcdk.dts @@ -155,12 +155,43 @@ }; }; }; + + cvdd: regulator0 { + compatible = "regulator-fixed"; + regulator-name = "cvdd"; + regulator-min-microvolt = <1300000>; + regulator-max-microvolt = <1300000>; + regulator-always-on; + regulator-boot-on; + }; }; &ref_clk { clock-frequency = <24000000>; }; +&cpu { + cpu-supply = <&cvdd>; +}; + +/* LCDK has a fixed CVDD of 1.3V, so only op points >= 300MHz are valid */ + +&opp_100 { + status = "disabled"; +}; + +&opp_200 { + status = "disabled"; +}; + +&opp_375 { + status = "okay"; +}; + +&opp_456 { + status = "okay"; +}; + &pmx_core { status = "okay"; diff --git a/arch/arm/boot/dts/da850-lego-ev3.dts b/arch/arm/boot/dts/da850-lego-ev3.dts index 66fcadf0ba91..553717f84483 100644 --- a/arch/arm/boot/dts/da850-lego-ev3.dts +++ b/arch/arm/boot/dts/da850-lego-ev3.dts @@ -125,6 +125,15 @@ amp-supply = <&>; }; + cvdd: regulator0 { + compatible = "regulator-fixed"; + regulator-name = "cvdd"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + regulator-boot-on; + }; + /* * This is a 5V current limiting regulator that is shared by USB, * the sensor (input) ports, the motor (output) ports and the A/DC. @@ -204,6 +213,27 @@ clock-frequency = <24000000>; }; +&cpu { + cpu-supply = <&cvdd>; +}; + +/* since we have a fixed regulator, we can't run at these points */ +&opp_100 { + status = "disabled"; +}; + +&opp_200 { + status = "disabled"; +}; + +/* + * The SoC is actually the 456MHz version, but because of the fixed regulator + * This is the fastest we can go. + */ +&opp_375 { + status = "okay"; +}; + &pmx_core { status = "okay"; diff --git a/arch/arm/boot/dts/da850.dtsi b/arch/arm/boot/dts/da850.dtsi index 559659b399d0..ee61d1253b58 100644 --- a/arch/arm/boot/dts/da850.dtsi +++ b/arch/arm/boot/dts/da850.dtsi @@ -20,6 +20,62 @@ reg = <0xc0000000 0x0>; }; + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu: cpu@0 { + compatible = "arm,arm926ej-s"; + device_type = "cpu"; + reg = <0>; + clocks = <&psc0 14>; + operating-points-v2 = <&opp_table>; + }; + }; + + opp_table: opp-table { + compatible = "operating-points-v2"; + + opp_100: opp100-100000000 { + opp-hz = /bits/ 64 <100000000>; + opp-microvolt = <1000000 950000 1050000>; + }; + + opp_200: opp110-200000000 { + opp-hz = /bits/ 64 <200000000>; + opp-microvolt = <1100000 1050000 1160000>; + }; + + opp_300: opp120-300000000 { + opp-hz = /bits/ 64 <300000000>; + opp-microvolt = <1200000 1140000 1320000>; + }; + + /* + * Original silicon was 300MHz max, so higher frequencies + * need to be enabled on a per-board basis if the chip is + * capable. + */ + + opp_375: opp120-375000000 { + status = "disabled"; + opp-hz = /bits/ 64 <375000000>; + opp-microvolt = <1200000 1140000 1320000>; + }; + + opp_415: opp130-415000000 { + status = "disabled"; + opp-hz = /bits/ 64 <415000000>; + opp-microvolt = <1300000 1250000 1350000>; + }; + + opp_456: opp130-456000000 { + status = "disabled"; + opp-hz = /bits/ 64 <456000000>; + opp-microvolt = <1300000 1250000 1350000>; + }; + }; + arm { #address-cells = <1>; #size-cells = <1>; -- 2.20.1