Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: [PATCH 2/2] arm64: dts: rockchip: fix cts, rts pin assign of
 UART3 for rk3399
From:   Katsuhiro Suzuki <katsuhiro@katsuster.net>
To:     Heiko Stuebner <heiko@sntech.de>,
        linux-rockchip@lists.infradead.org
Cc:     linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
References: <20190219140800.12624-1-katsuhiro@katsuster.net>
 <20190219140800.12624-2-katsuhiro@katsuster.net>
 <79bf4a6a-59d1-7478-3a28-20ac6c1a44e9@katsuster.net>
Message-ID: <d085cb23-68f2-ecb4-9421-99389335a78f@katsuster.net>
Date:   Thu, 21 Mar 2019 23:55:36 +0900
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.5.3
MIME-Version: 1.0
In-Reply-To: <79bf4a6a-59d1-7478-3a28-20ac6c1a44e9@katsuster.net>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

ping again...

Please let me know if there is problem in this patch.


On 2019/03/04 23:00, Katsuhiro Suzuki wrote:
> ping...
> 
> On 2019/02/19 23:08, Katsuhiro Suzuki wrote:
>> This patch fixes pin assign of cts and rts signal of UART3.
>>
>> Currently GPIO3_C2 and C3 pins are assigned but TRM says that
>> GPIO3_C0 and C1 are correct.
>>
>> Refer:
>>    RK3399 TRM v1.4 - Table 19-1 UART Interface Description
>>
>> Signed-off-by: Katsuhiro Suzuki <katsuhiro@katsuster.net>
>> ---
>>   arch/arm64/boot/dts/rockchip/rk3399.dtsi | 4 ++--
>>   1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi 
>> b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> index 76fc2c7af80a..beaa92744a64 100644
>> --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> @@ -2535,12 +2535,12 @@
>>               uart3_cts: uart3-cts {
>>                   rockchip,pins =
>> -                    <3 RK_PC2 RK_FUNC_2 &pcfg_pull_none>;
>> +                    <3 RK_PC0 RK_FUNC_2 &pcfg_pull_none>;
>>               };
>>               uart3_rts: uart3-rts {
>>                   rockchip,pins =
>> -                    <3 RK_PC3 RK_FUNC_2 &pcfg_pull_none>;
>> +                    <3 RK_PC1 RK_FUNC_2 &pcfg_pull_none>;
>>               };
>>           };
>>
> 
>