Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp598280img; Fri, 22 Mar 2019 04:53:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqzO0MVGK5xTL6Aaz6locILGPrg0KQcXIe7OqcMdG0F0bwoBySUPOYJPP5WySAJ+OTzZUvUb X-Received: by 2002:a63:4e64:: with SMTP id o36mr8278692pgl.213.1553255600646; Fri, 22 Mar 2019 04:53:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553255600; cv=none; d=google.com; s=arc-20160816; b=erscTRGHXxItPRrmJokSaSUCumwpWQ7qHXAupwua9EcfHoLuD4OG4/pkxOiu5RC9ze gXy9ldBJT9OM75aG5EQ8ALbo2IimYGTdChFc4nMMkGLQqflwK0PJwNrbnfWf5HcsSoy+ WAKHOjqBK3MiHJia7bYUA2iqeVtkNpmqRLfzEoH+7TIsa/4M5f6tJJse14bKTV95NCfa v0VcU4kwsO1Qah1F8+gJc4TpvdjaLOPwXJRp6+ngltxaQBTJI1ibJjFE18iH1YU8zSqQ nQBg+UgqlmYQis7s51bl09YYeIFCrbQENEeM6UPQDxh2O43XjwuZqqS9WYs5zFCyDt6Q /4Gw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=PBQ4LPTa7KYSfKeqz5ynJmDkQiA6Ei5NhhOH2bsQDa8=; b=YmbXfXKDFlwH0iLA9gzrEFF0GrwI4o79/jRbhlhvFPC2xTCgD4V2z7lhDWWFYUHW4Y PzLFIP6NDqVyvFQuLwvxv5BzBcmpNLSdKP6mYs8ggwjfkpZSYqEtFUxXokiRlCOEhIag UM/nN2uEuQbJQ1yqId7GY95vfiYB8U4iek3BxFAPuFInhYZ7W5z966VW+dFTZnBhtc50 ZVce/jOmRMws1AShDkNJv4gr0YO592KqZCpBCtwTPr1/WlX96U6hkolQuzV8mGZxPGq6 veqH26T5YOQD2x5CG3lniKBm28V0PqVCGsX5Q7oVNnKVhF3tAXhsFoJzbkQwGamUKFsy LFqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b="CsSwHnb/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f3si6614075pfn.122.2019.03.22.04.53.04; Fri, 22 Mar 2019 04:53:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b="CsSwHnb/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732752AbfCVLvQ (ORCPT + 99 others); Fri, 22 Mar 2019 07:51:16 -0400 Received: from mail.kernel.org ([198.145.29.99]:55078 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729321AbfCVLvN (ORCPT ); Fri, 22 Mar 2019 07:51:13 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id C1EC620850; Fri, 22 Mar 2019 11:51:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1553255472; bh=SN2BNgOz2GGUoEe6lAsHl09HR2/qNHbB97RaSHLeTwc=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CsSwHnb/LCkcjz51IeyDfD/D6+FnpTMQGTR0sMSvDcmDRL16oU52Uwsr60RrWCenE QG6C7hsuSVbHIliK2c3kjBMY+eGxn0sScLn3iR3lmVWAB54orE0aBrMlhH9gcF2S9V XPaBIHokaXIBOuiCXutvF+t+RxCRE4sWxP/cn9Zo= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Eric Biggers , Ard Biesheuvel , Herbert Xu Subject: [PATCH 4.14 073/183] crypto: arm/crct10dif - revert to C code for short inputs Date: Fri, 22 Mar 2019 12:15:01 +0100 Message-Id: <20190322111247.018335697@linuxfoundation.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190322111241.819468003@linuxfoundation.org> References: <20190322111241.819468003@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review X-Patchwork-Hint: ignore MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.14-stable review patch. If anyone has any objections, please let me know. ------------------ From: Ard Biesheuvel commit 62fecf295e3c48be1b5f17c440b93875b9adb4d6 upstream. The SIMD routine ported from x86 used to have a special code path for inputs < 16 bytes, which got lost somewhere along the way. Instead, the current glue code aligns the input pointer to permit the NEON routine to use special versions of the vld1 instructions that assume 16 byte alignment, but this could result in inputs of less than 16 bytes to be passed in. This not only fails the new extended tests that Eric has implemented, it also results in the code reading past the end of the input, which could potentially result in crashes when dealing with less than 16 bytes of input at the end of a page which is followed by an unmapped page. So update the glue code to only invoke the NEON routine if the input is at least 16 bytes. Reported-by: Eric Biggers Reviewed-by: Eric Biggers Fixes: 1d481f1cd892 ("crypto: arm/crct10dif - port x86 SSE implementation to ARM") Cc: # v4.10+ Signed-off-by: Ard Biesheuvel Signed-off-by: Herbert Xu Signed-off-by: Greg Kroah-Hartman --- arch/arm/crypto/crct10dif-ce-core.S | 14 +++++++------- arch/arm/crypto/crct10dif-ce-glue.c | 23 ++++++----------------- 2 files changed, 13 insertions(+), 24 deletions(-) --- a/arch/arm/crypto/crct10dif-ce-core.S +++ b/arch/arm/crypto/crct10dif-ce-core.S @@ -124,10 +124,10 @@ ENTRY(crc_t10dif_pmull) vext.8 q10, qzr, q0, #4 // receive the initial 64B data, xor the initial crc value - vld1.64 {q0-q1}, [arg2, :128]! - vld1.64 {q2-q3}, [arg2, :128]! - vld1.64 {q4-q5}, [arg2, :128]! - vld1.64 {q6-q7}, [arg2, :128]! + vld1.64 {q0-q1}, [arg2]! + vld1.64 {q2-q3}, [arg2]! + vld1.64 {q4-q5}, [arg2]! + vld1.64 {q6-q7}, [arg2]! CPU_LE( vrev64.8 q0, q0 ) CPU_LE( vrev64.8 q1, q1 ) CPU_LE( vrev64.8 q2, q2 ) @@ -167,7 +167,7 @@ CPU_LE( vrev64.8 q7, q7 ) _fold_64_B_loop: .macro fold64, reg1, reg2 - vld1.64 {q11-q12}, [arg2, :128]! + vld1.64 {q11-q12}, [arg2]! vmull.p64 q8, \reg1\()h, d21 vmull.p64 \reg1, \reg1\()l, d20 @@ -238,7 +238,7 @@ _16B_reduction_loop: vmull.p64 q7, d15, d21 veor.8 q7, q7, q8 - vld1.64 {q0}, [arg2, :128]! + vld1.64 {q0}, [arg2]! CPU_LE( vrev64.8 q0, q0 ) vswp d0, d1 veor.8 q7, q7, q0 @@ -335,7 +335,7 @@ _less_than_128: vmov.i8 q0, #0 vmov s3, arg1_low32 // get the initial crc value - vld1.64 {q7}, [arg2, :128]! + vld1.64 {q7}, [arg2]! CPU_LE( vrev64.8 q7, q7 ) vswp d14, d15 veor.8 q7, q7, q0 --- a/arch/arm/crypto/crct10dif-ce-glue.c +++ b/arch/arm/crypto/crct10dif-ce-glue.c @@ -35,26 +35,15 @@ static int crct10dif_update(struct shash unsigned int length) { u16 *crc = shash_desc_ctx(desc); - unsigned int l; - if (!may_use_simd()) { - *crc = crc_t10dif_generic(*crc, data, length); + if (length >= CRC_T10DIF_PMULL_CHUNK_SIZE && may_use_simd()) { + kernel_neon_begin(); + *crc = crc_t10dif_pmull(*crc, data, length); + kernel_neon_end(); } else { - if (unlikely((u32)data % CRC_T10DIF_PMULL_CHUNK_SIZE)) { - l = min_t(u32, length, CRC_T10DIF_PMULL_CHUNK_SIZE - - ((u32)data % CRC_T10DIF_PMULL_CHUNK_SIZE)); - - *crc = crc_t10dif_generic(*crc, data, l); - - length -= l; - data += l; - } - if (length > 0) { - kernel_neon_begin(); - *crc = crc_t10dif_pmull(*crc, data, length); - kernel_neon_end(); - } + *crc = crc_t10dif_generic(*crc, data, length); } + return 0; }